Skip to main content

Physical Design Methodology Engineer at Texas Instruments

  Hello Dear Readers, Texas Instruments Bangalore has a vacancy for the Physical Design Engineer role. We need an Physical Design Methodology Engineer to join our ATD team. The candidate should have a strong background in back-end design of ASIC/SoC chips. The ideal candidate will have a bachelor’s or master’s degree in Electrical Engineering or a related field. Requirements: 1 - 2 Years of experience in physical design Bachelor’s or master’s degree in Electrical/Electronics Engineering or a related field Strong understanding of physical design principles Must know the basics of floorplan, placement, CTS, routing, ECO, Physical Verification Proficiency in back-end design tools, such as Cadence Genus/Innovus/Tempus/Voltus Excellent problem-solving skills and attention to detail Effective communication and collaboration skills Responsibilities: Synthesis to GDSII Perform full Physical design flow and its verification Work closely with Digital Design and DFT engineers Ensure...
Post a Comment

What is RISC-V Microprocessor and Implementation using Verilog HDL Part-1

 Hello Dear Readers, 

Today in this series of posts, I will provide some deep insight into the RISC-V microprocessor and its Implementation using Verilog HDL.

RISC-V is an open-source instruction set architecture (ISA) designed for modern computer processors. It is a relatively new ISA that has gained popularity recently due to its flexibility, simplicity, and open-source nature. The name "RISC-V" stands for Reduced Instruction Set Computing - Five, which refers to the fact that it is based on a simple, streamlined set of instructions.

One of the key features of RISC-V is its modular design, which allows for customization and scalability. This means that designers can choose which instructions to include and how to implement them, which can result in more efficient and specialized processors. Additionally, because RISC-V is open-source, it is free to use and can be modified by anyone, making it a popular choice for academic research and experimentation.

RISC-V also includes support for a wide range of operating systems, including Linux and various real-time operating systems (RTOS), and has been adopted by a growing number of hardware vendors and organizations. Its open-source nature and modular design make it a popular choice for a wide range of applications, from low-power embedded devices to high-performance computing systems.

Version of the RISC-V Microprocessor:

There are currently two major versions of the RISC-V ISA:

  • RISC-V 32-bit ISA: This version of the ISA uses 32-bit instruction and data formats and supports a 32-bit address space. It includes both integer and floating-point instructions, as well as optional extensions such as the multiply/divide extension (M) and the compressed instruction extension (C).
  • RISC-V 64-bit ISA: This version of the ISA uses 64-bit instruction and data formats and supports a 64-bit address space. It includes all of the features of the 32-bit ISA, as well as additional instructions for 64-bit operations.

In addition to these major versions, there are also various extensions to the RISC-V ISA that provide additional functionality, such as the vector extension (V) for SIMD (single instruction, multiple data) operations, the cryptography extension (C), and the hypervisor extension (H), among others. The availability and adoption of these extensions vary depending on the specific implementation of the RISC-V ISA.

Here in this tutorial series, we will be implementing RISC-V RV32I base instruction ISA.

The RISC-V 32-bit ISA has several optional extensions that can be added to the base instruction set, providing additional functionality. Some of the commonly used extensions are:

  • "M" Extension: This extension adds integer multiplication and division instructions.
  • "A" Extension: This extension adds atomic memory operations, including load-reserved and store-conditional instructions, which can be used for multi-threaded programming.
  • "F" Extension: This extension adds single-precision floating-point instructions.
  • "D" Extension: This extension adds double-precision floating-point instructions.
  • "C" Extension: This extension adds compressed instructions, which can reduce code size by encoding commonly used instructions in a smaller format.
  • "B" Extension: This extension adds bit manipulation instructions, which can be used for various operations such as bit counting, bit extraction, and bit-field manipulation.
  • "J" Extension: This extension adds support for dynamic linking and jump instructions with a larger address range.
  • "T" Extension: This extension adds transactional memory support for hardware-level transactional memory operations, which can improve multi-threaded programming efficiency.
  • "P" Extension: This extension adds packed-SIMD instructions for efficient parallel processing of large data sets.

Note that not all implementations of the RISC-V ISA support all of these extensions, and some may support additional extensions beyond these. The specific set of extensions supported depends on the implementation and intended use of the processor.

Block Diagram of RISC-V Processor:








Connect with me 

4.WhatsApp 





Labels:

Comments

  1. Anonymous6 March 2023 at 22:44

    Bhagwan bhala karega really thanks for this series keep it up 🥲🥲🥲🥲

    ReplyDelete
  2. Anonymous7 March 2023 at 07:50

    Thanks bro for this initiative for providing free codes and educating the students.

    ReplyDelete

Post a Comment

Popular posts from this blog

Best Book for Designing Microarchitecture of Microprocessor Using Verilog HDL

  Hello Dear Readers, Currently, after succeeding in many topics now I starting to provide technical book reviews which were I have completed and still read books always. So let us start today's book review. Book Name:   Computer Principles and Design in Verilog  HDL Description:  Uses Verilog HDL to illustrate computer architecture and microprocessor design, allowing readers to readily simulate and adjust the operation of each design, and thus build industrially relevant skills Introduces the computer principles, computer design, and how to use Verilog HDL (Hardware Description Language) to implement the design Provides the skills for designing processor/arithmetic/cpu chips, including the unique application of Verilog HDL material for CPU (central processing unit) implementation Despite the many books on Verilog and computer architecture and microprocessor design, few, if any, use Verilog as a key tool in helping a student to understand these design techniques...
3 comments
Read more

Internship - SoC /IP Design at NXP India

Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
Post a Comment
Read more

IC Design Engineer at Broadcom

  Hello Dear Readers, Currently, at Broadcom vacancy for an IC Design Engineer role. Job Description: Candidate would be required to work on various phases of SOC physical design activities. The job will include but not limited to block level – floor-planning, partitioning, placement, clock tree synthesis, route, physical verification (LVS/DRC/ERC/Antenna etc). Should be able to meet congestion, timing and area metrics.  Candidate would be required to do equivalence checks, STA, Crosstalk delay analysis, noise analysis, power optimization. Should be able to implement timing and functional ECOs. Should have excellent problem-solving skill to help through congestion resolution and timing closure. Should have experience formal verification and timing analysis and ECO implementation. Experience with tools such as Innovus/Encounter, ICC, Caliber, LEC, Primetime etc is highly desirable. Candidate should be able to work independently and guide other team members. Should be ...
Post a Comment
Read more