Skip to main content

Posts

Showing posts with the label Magic Layout

YAML in Semiconductor EDA: From Configuration Language to Reusable Design-Flow Methodology

Hello Dear Readers,   Today in this post, I will provide some deep insight about yaml langauge for CAD flow developments with detailed examples. YAML is not a programming language in the same sense as Python, Tcl, C++, or Verilog. It is primarily a human-readable data serialization/configuration language . In semiconductor EDA, that distinction is important because YAML generally describes what a flow should do , while Python/Tcl/Shell and the EDA tools execute the flow . The official YAML specification describes it as a data serialization language designed to be human-friendly and portable across programming languages. For the semiconductor angle, this becomes particularly interesting because YAML can act as a configuration layer between design methodology and EDA implementation . Frameworks such as Hammer explicitly use YAML/JSON configuration and an intermediate representation to standardize information exchanged between design, technology, and tool plugins. 1. Introduction M...

AMS Engineer at Analog Devices

   Hello Dear Readers, Currently, at Analog Devices Bangalore vacancy for AMS Engineer role. Analog Devices designs and manufactures semiconductor products and solutions. We enable our customers to interpret the world around us by intelligently bridging the physical and digital worlds with unmatched technologies that sense, measure and connect. Analog, Mixed-Signal Verification Engineer focus on verification of high performance data converters. Job responsibilities: Learn AMS verification methodology and CAD tools Development of analog/behavioral models Validation of models to cross-check with the actual design behavior Create and own test verification as per the test plan to ensure high quality of design block Work closely with design team for complex debugs to resolve verification failures Run regressions and manage regression failures Skills Required: Basic understanding of VLSI circuits. Good knowledge of Verilog RTL coding including state machines, adders, multiplier...

CMOS Inverter-Layout Design And It functional Verification SPICE Simulation

  Hello Dear Readers, Today, I will explain how to design a Layout in the MAGIC layout tool and how to perform SPICE simulation. CMOS inverters (Complementary NMOSFET Inverters) are some of the most widely used and adaptable MOSFET inverters used in chip design. They operate with very little power loss and at relatively high speed. Furthermore, the CMOS inverter has good logic buffer characteristics, in that, its noise margins in both low and high states are large. A CMOS inverter containing a PMOS and an NMOS transistor connected at the drain and gate terminals, a supply voltage VDD at the PMOS source terminal, and a ground connection at the NMOS source terminal Vin is connected to the gate terminals, and Vout is connected to the drain terminals As shown in Fig.1 is a circuit-level symbol but in the layout-wise internal structure of CMOS is consisted of common P-Type Substrate for building NMOS and N-Well implanted for building PMOS as shown in Fig.2.         ...