Skip to main content

Physical Design Methodology Engineer at Texas Instruments

  Hello Dear Readers, Texas Instruments Bangalore has a vacancy for the Physical Design Engineer role. We need an Physical Design Methodology Engineer to join our ATD team. The candidate should have a strong background in back-end design of ASIC/SoC chips. The ideal candidate will have a bachelor’s or master’s degree in Electrical Engineering or a related field. Requirements: 1 - 2 Years of experience in physical design Bachelor’s or master’s degree in Electrical/Electronics Engineering or a related field Strong understanding of physical design principles Must know the basics of floorplan, placement, CTS, routing, ECO, Physical Verification Proficiency in back-end design tools, such as Cadence Genus/Innovus/Tempus/Voltus Excellent problem-solving skills and attention to detail Effective communication and collaboration skills Responsibilities: Synthesis to GDSII Perform full Physical design flow and its verification Work closely with Digital Design and DFT engineers Ensure...
Post a Comment

Physical Design Engineer PEX at Sintegra Inc.

 Hello Dear Readers, 

Currently at Sintegra Inc. vacancy for Physical Design Engineer PEX role.

As a Parasitic Extraction Engineer at Sintegra, you will be responsible for developing, maintaining, and qualifying our sign-off extraction flows and methodologies. You will work with industry-standard extraction tools, ensuring the accuracy and efficiency of our IC designs through meticulous parasitic extraction and correlation processes.

Key Responsibilities:

  • Develop, maintain, and qualify sign-off extraction flows and methodologies to ensure accurate parasitic extraction.
  • Utilize industry-standard extraction tools such as Synopsys StarRC and Cadence Quantus QRC to perform detailed parasitic extraction.
  • Perform SPEF (Standard Parasitic Exchange Format) correlation and hierarchical extraction to validate extraction accuracy and optimize extraction flows.
  • Collaborate with design teams to integrate extraction methodologies into the overall IC design flow.
  • Write and maintain scripts in Tcl and Python to automate extraction processes and improve workflow efficiency.
  • Conduct thorough analysis and troubleshooting of extraction-related issues to ensure high-quality design outputs.
  • Stay updated with the latest industry trends and advancements in extraction tools and methodologies.

Qualifications:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • Strong/Solid Background in the CAD Semiconductor area.
  • Deep experience with industry-standard extraction tools such as Synopsys StarRC and Cadence Quantus QRC.
  • Proven experience with SPEF correlation and hierarchical extraction flows/methodologies.
  • Proficiency in scripting languages such as Tcl and Python.
  • Knowledge of IC design, physical design, and electronic design automation (EDA) tools.

Preferred Qualifications:

  •  Experience in post-layout simulation and analysis.
  • Familiarity with timing analysis and signal integrity analysis.



Comments

  1. Anonymous8 June 2024 at 06:33

    Applied and got a call also thanks for sharing

    ReplyDelete
  2. Anonymous9 June 2024 at 21:03

    I cannot apply though LinkedIn bcoz whenever i try to apply through " easy apply" option in LinkedIn it shows some error

    ReplyDelete

Post a Comment

Popular posts from this blog

Best Book for Designing Microarchitecture of Microprocessor Using Verilog HDL

  Hello Dear Readers, Currently, after succeeding in many topics now I starting to provide technical book reviews which were I have completed and still read books always. So let us start today's book review. Book Name:   Computer Principles and Design in Verilog  HDL Description:  Uses Verilog HDL to illustrate computer architecture and microprocessor design, allowing readers to readily simulate and adjust the operation of each design, and thus build industrially relevant skills Introduces the computer principles, computer design, and how to use Verilog HDL (Hardware Description Language) to implement the design Provides the skills for designing processor/arithmetic/cpu chips, including the unique application of Verilog HDL material for CPU (central processing unit) implementation Despite the many books on Verilog and computer architecture and microprocessor design, few, if any, use Verilog as a key tool in helping a student to understand these design techniques...
3 comments
Read more

Internship - SoC /IP Design at NXP India

Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
Post a Comment
Read more

IC Design Engineer at Broadcom

  Hello Dear Readers, Currently, at Broadcom vacancy for an IC Design Engineer role. Job Description: Candidate would be required to work on various phases of SOC physical design activities. The job will include but not limited to block level – floor-planning, partitioning, placement, clock tree synthesis, route, physical verification (LVS/DRC/ERC/Antenna etc). Should be able to meet congestion, timing and area metrics.  Candidate would be required to do equivalence checks, STA, Crosstalk delay analysis, noise analysis, power optimization. Should be able to implement timing and functional ECOs. Should have excellent problem-solving skill to help through congestion resolution and timing closure. Should have experience formal verification and timing analysis and ECO implementation. Experience with tools such as Innovus/Encounter, ICC, Caliber, LEC, Primetime etc is highly desirable. Candidate should be able to work independently and guide other team members. Should be ...
Post a Comment
Read more