Hello Dear Readers, At Texas Instruments Bangalore, there is a vacancy for SoC RTL Design Engineer role. Are you looking for a career at one of the leading semiconductor companies in the world Texas Instruments (TI) is looking for a SoC RTL Design Engineer to join the team of enthusiastic engineers who develops highly complex mixed signal devices for audio applications with industry leading performance. These audio products are truly mixed-signal devices with highly integrated digital circuits such as a DSP core for digital filters and audio signal processing blocks, hardware processing blocks, analog controllers, various serial interfaces (Audio serial interfaces, I2C, SPI) and other digital blocks like clock-generation, registers map, Interrupts etc. This is a great opportunity to be part of an established team that’s continuing to look for growth opportunities, working with worldwide leading customers and developing cutting edge solutions in the areas of consumer electr...
Hello Dear Readers,
Currently at Sintegra Inc. vacancy for Physical Design Engineer PEX role.
As a Parasitic Extraction Engineer at Sintegra, you will be responsible for developing, maintaining, and qualifying our sign-off extraction flows and methodologies. You will work with industry-standard extraction tools, ensuring the accuracy and efficiency of our IC designs through meticulous parasitic extraction and correlation processes.
Key Responsibilities:
- Develop, maintain, and qualify sign-off extraction flows and methodologies to ensure accurate parasitic extraction.
- Utilize industry-standard extraction tools such as Synopsys StarRC and Cadence Quantus QRC to perform detailed parasitic extraction.
- Perform SPEF (Standard Parasitic Exchange Format) correlation and hierarchical extraction to validate extraction accuracy and optimize extraction flows.
- Collaborate with design teams to integrate extraction methodologies into the overall IC design flow.
- Write and maintain scripts in Tcl and Python to automate extraction processes and improve workflow efficiency.
- Conduct thorough analysis and troubleshooting of extraction-related issues to ensure high-quality design outputs.
- Stay updated with the latest industry trends and advancements in extraction tools and methodologies.
Qualifications:
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
- Strong/Solid Background in the CAD Semiconductor area.
- Deep experience with industry-standard extraction tools such as Synopsys StarRC and Cadence Quantus QRC.
- Proven experience with SPEF correlation and hierarchical extraction flows/methodologies.
- Proficiency in scripting languages such as Tcl and Python.
- Knowledge of IC design, physical design, and electronic design automation (EDA) tools.
Preferred Qualifications:
- Familiarity with timing analysis and signal integrity analysis.
Applied and got a call also thanks for sharing
ReplyDeleteI cannot apply though LinkedIn bcoz whenever i try to apply through " easy apply" option in LinkedIn it shows some error
ReplyDelete