Skip to main content

Product Engineer II at Cadence Design Systems

Hello Dear Readers, Cadence Design Systems has a vacancy for a Product Engineer II role. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.  Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. The Cadence Advantage: The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recog...
Post a Comment

Product Engineer at Siemens EDA

Hello Dear Readers,

Currently, at Siemens EDA (Siemens Digital Industries Software) vacancy for a Product Engineer role.

Job Duties:

We are seeking a dynamic and professional product engineer (PE), who enjoys multi-tasking in a fast-paced, technical, and friendly environment. In this position, you will be focused on product and deployment scalability of Verification IP products line. In this position, you will be working closely with product development teams, marketing managers, application engineers, and customers. Some domestic and international travel will be required once reasonable.

As a PE you will be defining protocol feature prioritization for the verification IP products to address current and emerging protocols standards. You will be working closely with product development and marketing teams to connect these challenges with Siemens’ current and emerging technical solutions. You will also be guiding customers on creating verification testbench methodologies based on UVM and driving verification IP rollout for new protocols.

Support marketing activities:

The PE will work closely with marketing teams to perform market research, product positioning, and creating supporting presentation materials. You will present and demonstrate the Questa verification IP products in conferences, seminars and events.

Work with customers:

You will be working with multiple customers to understand their challenges in design IP verification. Your ability to maintain customer relationships will help make you effective in this role. Customer-facing activities include product demonstrations, training, evaluations, and competitive benchmarking. The PE plays an active role in developing solutions to solve customer verification problems based on their insight into the customers’ environment.

Ideally, you will be a seasoned Verification Engineer who knows protocol standards and verification methodologies such as UVM.

Additional responsibilities include:

  • Managing technical relationships with Siemens’  existing customer base. 
  • Developing a network of technical relationships at a peer-to-peer level with both our customers and the product engineering teams.
  • Delivering technical presentations, demonstrations, and training to audiences including users, managers, and decision-makers.
  • Influencing product direction by gathering customer requirements and defining the use models which drive the product development and marketing teams
  • Participating in new feature specification, development, and validation process to ensure the product will meet customer requirements.

Job Qualifications:

  • At least 2-4 year ASIC and/or FPGA design experience including RTL design, functional verification, and debug.
  • Programming experience using Verilog, SystemVerilog and UVM.
  • Understanding of EDA tools, such as Simulation using Questa, VCS, NC, etc.
  • Knowledge of some protocol standards such as PCIe, DDR, Ethernet, 1553, AMBA etc.
  • Strong communication and presentation skills, both written and verbal.
  • Exposure to sales and applications environments is a plus.
  • Occasional travel is required.
  • Education: B.S.E.E or equivalent; M.S.E.E. or equivalent preferred.

Apply Here

Comments

  1. Anonymous22 December 2023 at 23:24

    MTech with one year Internship experience people's are allowed?

    ReplyDelete

Post a Comment

Popular posts from this blog

SDC (Synopsys Design Constraints) contents part 4

Today, we will be discussing the remaining constraints mentioned in the SDC, which pertain to timing exceptions and design rules. This is the final part of the SDC contents. This is going to be interesting, especially with multicycle paths. Take time to read and try to comprehend. 10. set_max_transition     By setting max transition value, our design checks that all ports and pins are meeting the specified limits mentioned in SDC. If these are not satisfied then timing report will give DRVs (design rule violations) in terms of slack. This is specified as               set_max_transition 0.5  UBUF1/A setting maximum limit of 500ps on pin A of Buffer1. 11. set_max_capacitance     This is same as max transition, setting the maximum capacitance value. if our design not meeting this value then violation will occur. This will also reports under design rule violations in terms of slack.     set_max_capacitance 0.7 [all_...
1 comment
Read more

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Enc...
Post a Comment
Read more

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or...
Post a Comment
Read more