Skip to main content

YAML in Semiconductor EDA: From Configuration Language to Reusable Design-Flow Methodology

Hello Dear Readers,   Today in this post, I will provide some deep insight about yaml langauge for CAD flow developments with detailed examples. YAML is not a programming language in the same sense as Python, Tcl, C++, or Verilog. It is primarily a human-readable data serialization/configuration language . In semiconductor EDA, that distinction is important because YAML generally describes what a flow should do , while Python/Tcl/Shell and the EDA tools execute the flow . The official YAML specification describes it as a data serialization language designed to be human-friendly and portable across programming languages. For the semiconductor angle, this becomes particularly interesting because YAML can act as a configuration layer between design methodology and EDA implementation . Frameworks such as Hammer explicitly use YAML/JSON configuration and an intermediate representation to standardize information exchanged between design, technology, and tool plugins. 1. Introduction M...
1 comment

Product Engineer at Siemens EDA

Hello Dear Readers,

Currently, at Siemens EDA (Siemens Digital Industries Software) vacancy for a Product Engineer role.

Job Duties:

We are seeking a dynamic and professional product engineer (PE), who enjoys multi-tasking in a fast-paced, technical, and friendly environment. In this position, you will be focused on product and deployment scalability of Verification IP products line. In this position, you will be working closely with product development teams, marketing managers, application engineers, and customers. Some domestic and international travel will be required once reasonable.

As a PE you will be defining protocol feature prioritization for the verification IP products to address current and emerging protocols standards. You will be working closely with product development and marketing teams to connect these challenges with Siemens’ current and emerging technical solutions. You will also be guiding customers on creating verification testbench methodologies based on UVM and driving verification IP rollout for new protocols.

Support marketing activities:

The PE will work closely with marketing teams to perform market research, product positioning, and creating supporting presentation materials. You will present and demonstrate the Questa verification IP products in conferences, seminars and events.

Work with customers:

You will be working with multiple customers to understand their challenges in design IP verification. Your ability to maintain customer relationships will help make you effective in this role. Customer-facing activities include product demonstrations, training, evaluations, and competitive benchmarking. The PE plays an active role in developing solutions to solve customer verification problems based on their insight into the customers’ environment.

Ideally, you will be a seasoned Verification Engineer who knows protocol standards and verification methodologies such as UVM.

Additional responsibilities include:

  • Managing technical relationships with Siemens’  existing customer base. 
  • Developing a network of technical relationships at a peer-to-peer level with both our customers and the product engineering teams.
  • Delivering technical presentations, demonstrations, and training to audiences including users, managers, and decision-makers.
  • Influencing product direction by gathering customer requirements and defining the use models which drive the product development and marketing teams
  • Participating in new feature specification, development, and validation process to ensure the product will meet customer requirements.

Job Qualifications:

  • At least 2-4 year ASIC and/or FPGA design experience including RTL design, functional verification, and debug.
  • Programming experience using Verilog, SystemVerilog and UVM.
  • Understanding of EDA tools, such as Simulation using Questa, VCS, NC, etc.
  • Knowledge of some protocol standards such as PCIe, DDR, Ethernet, 1553, AMBA etc.
  • Strong communication and presentation skills, both written and verbal.
  • Exposure to sales and applications environments is a plus.
  • Occasional travel is required.
  • Education: B.S.E.E or equivalent; M.S.E.E. or equivalent preferred.

Apply Here

Comments

  1. Anonymous22 December 2023 at 23:24

    MTech with one year Internship experience people's are allowed?

    ReplyDelete

Post a Comment

Popular posts from this blog

Signal Electromigration (Signal EM): Violations, Examples, and Practical Fixes

  Hello Dear Readers,   Today in this post, I will provide some deep insight into the Signal Electromigration (Signal EM): Violations, Examples, and Practical Fixes. 1. Introduction: As technology nodes shrink into the deep‑submicron and nanometer regime (7nm, 5nm, 3nm and beyond), electromigration (EM) has become a first‑order reliability concern—not only for power/ground (PG) networks but also for signal nets. Signal EM failures are often underestimated because signal currents are transient and bidirectional. However, with higher switching activity, tighter metal pitches, thinner wires, and aggressive timing closure, signal EM can cause latent or early‑life failures if not addressed properly. This article explains: What Signal EM is and how it differs from PG EM Typical Signal EM violation scenarios Detailed, practical examples Root causes behind each violation Proven solutions and best practices to fix and prevent Signal EM issues 2. What is Signal Electromigration: El...
Post a Comment
Read more

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more

Power Analysis in the VLSI Chip Design

  Hello Dear Readers,   Today in this series of posts I will provide some deep insight into Power Analysis in the VLSI Chip Design. The power analysis flow calculates (estimates of) the active and static leakage power dissipation of the SoC design. This electrical analysis step utilizes the detailed extraction model of the block and global SoC layouts. The active power estimates depend on the availability of switching factors for all signals in the cell netlist. Representative simulation test cases are applied to the netlist model, and the signal value change data are recorded. The output data from the power analysis flow guide the following SoC tape out release assessments:  Total SoC power specification (average and standby leakage): The specification for SoC power is critical for package selection and is used by end customers for thermal analysis of the product enclosure. In addition to the package technology selection, the SoC power dissipation is used to ev...
5 comments
Read more