Skip to main content

RTL Design Engineer at Skyroot Aerospace

Hello, Dear Readers, Skyroot Aerospace has a vacancy for the RTL Design Engineer role. About Skyroot Aerospace: A cutting-edge startup founded by ex-ISRO scientists. Dedicated to affordable space access, we're rewriting aerospace technology rules. Our dynamic team fosters inventiveness, collaboration, and relentless excellence. Join us on a transformative journey to redefine space possibilities. Welcome to the forefront of space innovation with Skyroot Aerospace! Purpose of role: Understand architectural requirements and Design micro-architecture, implement design blocks using VHDL/Verilog for FPGA based Avionics packages for orbital launch vehicles and ground infrastructure. Job Requirements: 2+ Years of RTL and system design experience. Strong knowledge on Digital System Design (DSD). Strong knowledge of RTL/SoC design/integration with VHDL/Verilog. Strong knowledge in problem solving and debugging skills. Ability to understand architectural requirements and Design micro-archite...
Post a Comment

Product Engineer at Siemens EDA

Hello Dear Readers,

Currently, at Siemens EDA (Siemens Digital Industries Software) vacancy for a Product Engineer role.

Job Duties:

We are seeking a dynamic and professional product engineer (PE), who enjoys multi-tasking in a fast-paced, technical, and friendly environment. In this position, you will be focused on product and deployment scalability of Verification IP products line. In this position, you will be working closely with product development teams, marketing managers, application engineers, and customers. Some domestic and international travel will be required once reasonable.

As a PE you will be defining protocol feature prioritization for the verification IP products to address current and emerging protocols standards. You will be working closely with product development and marketing teams to connect these challenges with Siemens’ current and emerging technical solutions. You will also be guiding customers on creating verification testbench methodologies based on UVM and driving verification IP rollout for new protocols.

Support marketing activities:

The PE will work closely with marketing teams to perform market research, product positioning, and creating supporting presentation materials. You will present and demonstrate the Questa verification IP products in conferences, seminars and events.

Work with customers:

You will be working with multiple customers to understand their challenges in design IP verification. Your ability to maintain customer relationships will help make you effective in this role. Customer-facing activities include product demonstrations, training, evaluations, and competitive benchmarking. The PE plays an active role in developing solutions to solve customer verification problems based on their insight into the customers’ environment.

Ideally, you will be a seasoned Verification Engineer who knows protocol standards and verification methodologies such as UVM.

Additional responsibilities include:

  • Managing technical relationships with Siemens’  existing customer base. 
  • Developing a network of technical relationships at a peer-to-peer level with both our customers and the product engineering teams.
  • Delivering technical presentations, demonstrations, and training to audiences including users, managers, and decision-makers.
  • Influencing product direction by gathering customer requirements and defining the use models which drive the product development and marketing teams
  • Participating in new feature specification, development, and validation process to ensure the product will meet customer requirements.

Job Qualifications:

  • At least 2-4 year ASIC and/or FPGA design experience including RTL design, functional verification, and debug.
  • Programming experience using Verilog, SystemVerilog and UVM.
  • Understanding of EDA tools, such as Simulation using Questa, VCS, NC, etc.
  • Knowledge of some protocol standards such as PCIe, DDR, Ethernet, 1553, AMBA etc.
  • Strong communication and presentation skills, both written and verbal.
  • Exposure to sales and applications environments is a plus.
  • Occasional travel is required.
  • Education: B.S.E.E or equivalent; M.S.E.E. or equivalent preferred.

Apply Here

Comments

  1. Anonymous22 December 2023 at 23:24

    MTech with one year Internship experience people's are allowed?

    ReplyDelete

Post a Comment

Popular posts from this blog

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more

Internship - SoC /IP Design at NXP India

Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
Post a Comment
Read more

IC Design Engineer at Broadcom

  Hello Dear Readers, Currently, at Broadcom vacancy for an IC Design Engineer role. Job Description: Candidate would be required to work on various phases of SOC physical design activities. The job will include but not limited to block level – floor-planning, partitioning, placement, clock tree synthesis, route, physical verification (LVS/DRC/ERC/Antenna etc). Should be able to meet congestion, timing and area metrics.  Candidate would be required to do equivalence checks, STA, Crosstalk delay analysis, noise analysis, power optimization. Should be able to implement timing and functional ECOs. Should have excellent problem-solving skill to help through congestion resolution and timing closure. Should have experience formal verification and timing analysis and ECO implementation. Experience with tools such as Innovus/Encounter, ICC, Caliber, LEC, Primetime etc is highly desirable. Candidate should be able to work independently and guide other team members. Should be ...
Post a Comment
Read more