Skip to main content

RTL Design Engineer at Skyroot Aerospace

Hello, Dear Readers, Skyroot Aerospace has a vacancy for the RTL Design Engineer role. About Skyroot Aerospace: A cutting-edge startup founded by ex-ISRO scientists. Dedicated to affordable space access, we're rewriting aerospace technology rules. Our dynamic team fosters inventiveness, collaboration, and relentless excellence. Join us on a transformative journey to redefine space possibilities. Welcome to the forefront of space innovation with Skyroot Aerospace! Purpose of role: Understand architectural requirements and Design micro-architecture, implement design blocks using VHDL/Verilog for FPGA based Avionics packages for orbital launch vehicles and ground infrastructure. Job Requirements: 2+ Years of RTL and system design experience. Strong knowledge on Digital System Design (DSD). Strong knowledge of RTL/SoC design/integration with VHDL/Verilog. Strong knowledge in problem solving and debugging skills. Ability to understand architectural requirements and Design micro-archite...
Post a Comment

RTL Design Engineer at Skyroot Aerospace

Hello, Dear Readers,

Skyroot Aerospace has a vacancy for the RTL Design Engineer role.

About Skyroot Aerospace:

A cutting-edge startup founded by ex-ISRO scientists. Dedicated to affordable space access, we're rewriting aerospace technology rules. Our dynamic team fosters inventiveness, collaboration, and relentless excellence. Join us on a transformative journey to redefine space possibilities. Welcome to the forefront of space innovation with Skyroot Aerospace!


Purpose of role:

Understand architectural requirements and Design micro-architecture, implement design blocks using VHDL/Verilog for FPGA based Avionics packages for orbital launch vehicles and ground infrastructure.


Job Requirements:

  • 2+ Years of RTL and system design experience.
  • Strong knowledge on Digital System Design (DSD).
  • Strong knowledge of RTL/SoC design/integration with VHDL/Verilog.
  • Strong knowledge in problem solving and debugging skills.
  • Ability to understand architectural requirements and Design micro-architecture, implement design blocks using VHDL/Verilog and deliver a fully verified, synthesized/timing-clean design.
  • Knowledge and experience in interface communication protocols.
  • Strong experience in Synthesis, timing & front-end design tools. Experience with AMD Xilinx family of tools is a strong plus.
  • Knowledge of AMBA AHB/AXI protocol is a strong plus.
  • Working knowledge on code coverage and functional coverage.
  • IP development and coding using standard coding guidelines knowledge.
  • Excellent communication skills. Must participate in and contribute to internal meetings.
  • Team player, can-do attitude, and ability to work in a group environment while contributing on an individual basis.
  • Dexterity with test equipment (Logic Analyzers, Oscilloscopes, Signal Generators, DMMs, Benchtop DC Power Supplies, etc.) is required.
  • Experience with working with FPGA/SoC/MCU on custom hardware, evals boards, development bard etc.
  • Basic Understanding of circuit configurations: Voltage divider, Pull-up / Pull-down circuits, Inverting / Non-inverting amplifier, Active/Passive filters, MOSFET-based switches, ADC/DAC is a plus.


Job Responsibility:

  • Understand architectural requirements and deliver synthesize/timing-clean, scalable design for target FPGAs.
  • Verify functionality of design using RTL and gate level simulations and testbenches.
  • Work with cross-disciplinary teams and assist in board bring-up as and when required.
  • Contribute to internal design reviews to ensure adherence with company RTL design policies.
  • Analyse architectural trade-offs based on system requirements, features, and performance limitations.


Essential:

  • Bachelors/Masters in Electronics Engineering (ECE/EEE/EIE).







Comments

Post a Comment

Popular posts from this blog

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more

Internship - SoC /IP Design at NXP India

Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
Post a Comment
Read more

IC Design Engineer at Broadcom

  Hello Dear Readers, Currently, at Broadcom vacancy for an IC Design Engineer role. Job Description: Candidate would be required to work on various phases of SOC physical design activities. The job will include but not limited to block level – floor-planning, partitioning, placement, clock tree synthesis, route, physical verification (LVS/DRC/ERC/Antenna etc). Should be able to meet congestion, timing and area metrics.  Candidate would be required to do equivalence checks, STA, Crosstalk delay analysis, noise analysis, power optimization. Should be able to implement timing and functional ECOs. Should have excellent problem-solving skill to help through congestion resolution and timing closure. Should have experience formal verification and timing analysis and ECO implementation. Experience with tools such as Innovus/Encounter, ICC, Caliber, LEC, Primetime etc is highly desirable. Candidate should be able to work independently and guide other team members. Should be ...
Post a Comment
Read more