Skip to main content

Physical Design Methodology Engineer at Texas Instruments

  Hello Dear Readers, Texas Instruments Bangalore has a vacancy for the Physical Design Engineer role. We need an Physical Design Methodology Engineer to join our ATD team. The candidate should have a strong background in back-end design of ASIC/SoC chips. The ideal candidate will have a bachelor’s or master’s degree in Electrical Engineering or a related field. Requirements: 1 - 2 Years of experience in physical design Bachelor’s or master’s degree in Electrical/Electronics Engineering or a related field Strong understanding of physical design principles Must know the basics of floorplan, placement, CTS, routing, ECO, Physical Verification Proficiency in back-end design tools, such as Cadence Genus/Innovus/Tempus/Voltus Excellent problem-solving skills and attention to detail Effective communication and collaboration skills Responsibilities: Synthesis to GDSII Perform full Physical design flow and its verification Work closely with Digital Design and DFT engineers Ensure...
Post a Comment

ARM Assembly Language Practice Question And Answer Part-1

 Hello Dear Readers, 

Today in this post I will provide some basics to advanced ARM's assembly language practice QA I have used the Keil tool for code writing.

Q-1). Perform subtraction of the numbers stored at memory location 0x4000 from the number stored at memory location 0x4004 and place the result in memory location 0x4008.

Code:

; Program of the substraction 

 area into, code, readonly 

entry 

 mov r1, #0x4000 

 ldr r2,[r1] 

 ldr r3,[r1, #4] 

sub r4,r3,r2 ; perform substraction operation 

str r4,[r1, #8] ; store the result at memory location 0x4008 

end

Output:


Q-2). Write a program to check whether the number stored at the memory location is even or odd.

Code:
; program for identity number is even or odd area prog2, code, readonly 
entry 
mov r1,#0x4000 ; data location 
ldr r2,[r1] 
tst r2,#1 ; anding with 0x01 will be updating status of flag register 
bne odd 
mov r1,r2 ; even number stored at r1 
odd mov r3,r2 ; store odd number 
end 

Output:


Q-3). Write a program to perform sum of two 64-bit numbers. Use DCD for the same.

Code:

; program of adding two 64 bit data 

area sum, code, readonly 

entry 

ldr r0,=data1 

ldr r1,[r0] 

ldr r2,[r0,#4] 

ldr r0,=data2 

ldr r3,[r0] 

ldr r4,[r0,#4] 

adds r6,r2,r4 

adc r5,r1,r3 

ldr r0,=result 

str r5,[r0]

str r6,[r0,#4] 

data1 dcd 0x4000,0x5000 

data2 dcd 0x3400,0x2000 

result dcd 0 

end

Output:


Q-4). Store a number 0xBDA35D12 at location 0x4064. Use DCD for the same.

Code:

; store given data in memory 0x4064 

area store, code, readonly 

entry 

mov r1, #0x4000 

ldr r2,=data 

ldr r3,[r2] 

str r3, [r1, #100] 

data dcd 0xBDA35D12 

end

Output:


Q-5). Swap the numbers stored at memory locations 0x4000 and 0x4004.

Code:

; program to swaping contents of the memory location without taking temporary register 

area swap, code, readonly 

entry 

mov r1, #0x4000 

ldr r2,[r1] 

ldr r3,[r1,#4] 

eor r2,r2,r3 

eor r3,r3,r2 

eor r2,r2,r3 

str r2,[r1] 

str r3,[r1,#4] 

stop b stop 

end

Output:


Q-6). Write a program to perform the below operations on 0x2020zzFF stored at location 0x4000. Perform the following operations on the number. Store result at memory location 0x4004. a. Selective-clear (on 1st byte) b. Selective-set (on 4th bit) c. Selective-complement (on 2 nd and 3rd byte) d. Selective-set (on 4th byte).

Code:

; program for the desire operation performed on the given data 

area selective, code, readonly 

entry 

mov r1, #0x4000 

ldr r2,[r1] 

and r2,r2, #0xffffff00 

orr r2,r2, #0x00000008 

mov r3,#0x0ff00000 

mov r4,#0x000f0000 

orr r3,r3,r4 

eor r2,r2,r3 

orr r2,r2, #0xff000000 

str r2,[r1, #4] 

end 

Output:




Labels:

Comments

  1. Anonymous25 January 2022 at 19:21

    Now ARM assembly language problem is also solved. Thanks for your effort.

    ReplyDelete
  2. Anonymous26 January 2022 at 06:07

    Wow bro how many parts are you uploading ?

    ReplyDelete
  3. Anonymous27 January 2022 at 23:55

    Nice posts and fabulous examples are there.

    ReplyDelete

Post a Comment

Popular posts from this blog

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Enc...
Post a Comment
Read more

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or...
Post a Comment
Read more

Best Book for Designing Microarchitecture of Microprocessor Using Verilog HDL

  Hello Dear Readers, Currently, after succeeding in many topics now I starting to provide technical book reviews which were I have completed and still read books always. So let us start today's book review. Book Name:   Computer Principles and Design in Verilog  HDL Description:  Uses Verilog HDL to illustrate computer architecture and microprocessor design, allowing readers to readily simulate and adjust the operation of each design, and thus build industrially relevant skills Introduces the computer principles, computer design, and how to use Verilog HDL (Hardware Description Language) to implement the design Provides the skills for designing processor/arithmetic/cpu chips, including the unique application of Verilog HDL material for CPU (central processing unit) implementation Despite the many books on Verilog and computer architecture and microprocessor design, few, if any, use Verilog as a key tool in helping a student to understand these design techniques...
3 comments
Read more