Skip to main content

YAML in Semiconductor EDA: From Configuration Language to Reusable Design-Flow Methodology

Hello Dear Readers,   Today in this post, I will provide some deep insight about yaml langauge for CAD flow developments with detailed examples. YAML is not a programming language in the same sense as Python, Tcl, C++, or Verilog. It is primarily a human-readable data serialization/configuration language . In semiconductor EDA, that distinction is important because YAML generally describes what a flow should do , while Python/Tcl/Shell and the EDA tools execute the flow . The official YAML specification describes it as a data serialization language designed to be human-friendly and portable across programming languages. For the semiconductor angle, this becomes particularly interesting because YAML can act as a configuration layer between design methodology and EDA implementation . Frameworks such as Hammer explicitly use YAML/JSON configuration and an intermediate representation to standardize information exchanged between design, technology, and tool plugins. 1. Introduction M...
1 comment

ARM Assembly Language Practice Question And Answer Part-1

 Hello Dear Readers, 

Today in this post I will provide some basics to advanced ARM's assembly language practice QA I have used the Keil tool for code writing.

Q-1). Perform subtraction of the numbers stored at memory location 0x4000 from the number stored at memory location 0x4004 and place the result in memory location 0x4008.

Code:

; Program of the substraction 

 area into, code, readonly 

entry 

 mov r1, #0x4000 

 ldr r2,[r1] 

 ldr r3,[r1, #4] 

sub r4,r3,r2 ; perform substraction operation 

str r4,[r1, #8] ; store the result at memory location 0x4008 

end

Output:


Q-2). Write a program to check whether the number stored at the memory location is even or odd.

Code:
; program for identity number is even or odd area prog2, code, readonly 
entry 
mov r1,#0x4000 ; data location 
ldr r2,[r1] 
tst r2,#1 ; anding with 0x01 will be updating status of flag register 
bne odd 
mov r1,r2 ; even number stored at r1 
odd mov r3,r2 ; store odd number 
end 

Output:


Q-3). Write a program to perform sum of two 64-bit numbers. Use DCD for the same.

Code:

; program of adding two 64 bit data 

area sum, code, readonly 

entry 

ldr r0,=data1 

ldr r1,[r0] 

ldr r2,[r0,#4] 

ldr r0,=data2 

ldr r3,[r0] 

ldr r4,[r0,#4] 

adds r6,r2,r4 

adc r5,r1,r3 

ldr r0,=result 

str r5,[r0]

str r6,[r0,#4] 

data1 dcd 0x4000,0x5000 

data2 dcd 0x3400,0x2000 

result dcd 0 

end

Output:


Q-4). Store a number 0xBDA35D12 at location 0x4064. Use DCD for the same.

Code:

; store given data in memory 0x4064 

area store, code, readonly 

entry 

mov r1, #0x4000 

ldr r2,=data 

ldr r3,[r2] 

str r3, [r1, #100] 

data dcd 0xBDA35D12 

end

Output:


Q-5). Swap the numbers stored at memory locations 0x4000 and 0x4004.

Code:

; program to swaping contents of the memory location without taking temporary register 

area swap, code, readonly 

entry 

mov r1, #0x4000 

ldr r2,[r1] 

ldr r3,[r1,#4] 

eor r2,r2,r3 

eor r3,r3,r2 

eor r2,r2,r3 

str r2,[r1] 

str r3,[r1,#4] 

stop b stop 

end

Output:


Q-6). Write a program to perform the below operations on 0x2020zzFF stored at location 0x4000. Perform the following operations on the number. Store result at memory location 0x4004. a. Selective-clear (on 1st byte) b. Selective-set (on 4th bit) c. Selective-complement (on 2 nd and 3rd byte) d. Selective-set (on 4th byte).

Code:

; program for the desire operation performed on the given data 

area selective, code, readonly 

entry 

mov r1, #0x4000 

ldr r2,[r1] 

and r2,r2, #0xffffff00 

orr r2,r2, #0x00000008 

mov r3,#0x0ff00000 

mov r4,#0x000f0000 

orr r3,r3,r4 

eor r2,r2,r3 

orr r2,r2, #0xff000000 

str r2,[r1, #4] 

end 

Output:




Labels:

Comments

  1. Anonymous25 January 2022 at 19:21

    Now ARM assembly language problem is also solved. Thanks for your effort.

    ReplyDelete
  2. Anonymous26 January 2022 at 06:07

    Wow bro how many parts are you uploading ?

    ReplyDelete
  3. Anonymous27 January 2022 at 23:55

    Nice posts and fabulous examples are there.

    ReplyDelete

Post a Comment

Popular posts from this blog

Signal Electromigration (Signal EM): Violations, Examples, and Practical Fixes

  Hello Dear Readers,   Today in this post, I will provide some deep insight into the Signal Electromigration (Signal EM): Violations, Examples, and Practical Fixes. 1. Introduction: As technology nodes shrink into the deep‑submicron and nanometer regime (7nm, 5nm, 3nm and beyond), electromigration (EM) has become a first‑order reliability concern—not only for power/ground (PG) networks but also for signal nets. Signal EM failures are often underestimated because signal currents are transient and bidirectional. However, with higher switching activity, tighter metal pitches, thinner wires, and aggressive timing closure, signal EM can cause latent or early‑life failures if not addressed properly. This article explains: What Signal EM is and how it differs from PG EM Typical Signal EM violation scenarios Detailed, practical examples Root causes behind each violation Proven solutions and best practices to fix and prevent Signal EM issues 2. What is Signal Electromigration: El...
Post a Comment
Read more

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more

Power Analysis in the VLSI Chip Design

  Hello Dear Readers,   Today in this series of posts I will provide some deep insight into Power Analysis in the VLSI Chip Design. The power analysis flow calculates (estimates of) the active and static leakage power dissipation of the SoC design. This electrical analysis step utilizes the detailed extraction model of the block and global SoC layouts. The active power estimates depend on the availability of switching factors for all signals in the cell netlist. Representative simulation test cases are applied to the netlist model, and the signal value change data are recorded. The output data from the power analysis flow guide the following SoC tape out release assessments:  Total SoC power specification (average and standby leakage): The specification for SoC power is critical for package selection and is used by end customers for thermal analysis of the product enclosure. In addition to the package technology selection, the SoC power dissipation is used to ev...
5 comments
Read more