Skip to main content

SRAM/Memory CAD Engineer at Qualcomm

  Hello Dear Readers, Qualcomm Bangalore currently has a vacancy for an SRAM/Memory CAD Engineer. As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,  Digital/Analog/RF/optical  systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronic...
Post a Comment

SOI Technology-Introduction to Basics

 Hello Dear Readers,

Today, I will explain SOI Technology in VLSI and how much it influences the VLSI Industry.

Silicon-on-insulator (SOI), has been used for various applications, such as radiation-hardened circuits, since the 1970s. Recent developments have brought CMOS SOI into the limelight again, this time because of the potential for high-speed design operations.

Silicon-on-insulator (SOI) is a "non-bulk" technology that builds transistors on top of an insulating layer instead of in a semiconductor substrate. This reduces parasitic capacitance levels and yields higher-speed operation, but it introduces a class of problems of its own.

Early SOI technologies used crystals, such as sapphire (silicon-on-sapphire or SOS), as an insulating substrate. Sapphire was used because its lattice constant (the distance between neighboring atoms) is close to that of silicon, and thin layers of device-grade crystalline silicon can be grown on it. Unfortunately, Sapphire and other like crystals are expensive to grow and work with. SOS  fell into the realm of specialized circuit families, and attempts to use it for high-speed VLSI designs were never fully realized.

Modern CMOS SOI is based on a more tractable process flow. The objective is still the same: create an insulating layer and build FETs on top. However, SOI starts with a silicon wafer, not a crystal, making it more attractive economically.

An early fabrication sequence for CMOS SOI starts with a wafer that has a thick oxide layer grown on it, as shown in Fig.1(a). An oxide etches Fig.1(b) bares the paths to the underlying silicon. A carefully controlled epitaxial growth of silicon creates a "pillar" that has an important crystal structure. This is shown in Fig.1(c). 

Fig.1

The epitaxial process is continued, giving a thin layer of crystal silicon on top of the amorphous silicon dioxide layer, as portrayed in Fig.2. This provides the crystal-silicon background needed for transistors.

Fig.2

A more modern and elegant technique for creating the SOI structure is to implant heavy doses of oxygen directly into the silicon substrate. This is shown in Fig.3(a). The wafer is then annealed at very high temperatures, which induces oxide growth below the wafer surface and "pushes" a top layer of silicon to the top, resulting in the SOI layering shown in Fig.3(b). This approach was pioneered by IBM and is called SIMOX for "Separation by Implantation of Oxygen".

Fig.3

Once the SOI film is made, transistors can be fabricated. Self-aligned MOSFETs are built by defining active-area regions and then ion-implanting dopants are added for polarity and threshold voltage adjustments.

Fig.4

Fig.4 illustrates the effect of this sequence. Note that the devices are isolated by etching away the silicon in between active areas and depositing oxide. After planarization, the next steps are to grow gate oxide, pattern the poly gate, form the spacers, and implant both drain and source dopants. The transistors at this point have the cross-section is shown in Fig.5.

Fig.5

A refractory metal coating is used to form the polycide and reduce the contact resistance. These represent the final device structures.

From this point, the process is similar to that in standard bulk CMOS. Oxide is deposited, and contact cuts are formed and then filled to create a plug. The next step is a Metal1 deposition and patterning, which yields the structure illustrated in Fig.6. Additional vias and metal patterns are formed in the same manner as in standard processing.

Fig.6


Connect with me 




















Comments

  1. Anonymous10 July 2021 at 05:41

    Good information now I completely understand SOI thanks for posting.

    ReplyDelete
  2. Anonymous10 July 2021 at 11:07

    Great post bro keep it up

    ReplyDelete
  3. Anonymous12 July 2021 at 08:51

    SOI will be now solution for below 7nm. Great information covered.

    ReplyDelete

Post a Comment

Popular posts from this blog

Internship - SoC /IP Design at NXP India

Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
Post a Comment
Read more

Best Book for Designing Microarchitecture of Microprocessor Using Verilog HDL

  Hello Dear Readers, Currently, after succeeding in many topics now I starting to provide technical book reviews which were I have completed and still read books always. So let us start today's book review. Book Name:   Computer Principles and Design in Verilog  HDL Description:  Uses Verilog HDL to illustrate computer architecture and microprocessor design, allowing readers to readily simulate and adjust the operation of each design, and thus build industrially relevant skills Introduces the computer principles, computer design, and how to use Verilog HDL (Hardware Description Language) to implement the design Provides the skills for designing processor/arithmetic/cpu chips, including the unique application of Verilog HDL material for CPU (central processing unit) implementation Despite the many books on Verilog and computer architecture and microprocessor design, few, if any, use Verilog as a key tool in helping a student to understand these design techniques...
3 comments
Read more

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more