Skip to main content

Regular Pattern Search Using grep, awk and sed

Hello, Dear Readers,   In this post, I will share some deep insights into regular pattern searching using grep, awk, and sed. In VLSI/EDA flows, engineers frequently work with large Innovus, Voltus, STA, EMIR, synthesis and simulation reports. Linux commands such as grep , awk , and sed provide a fast way to search, filter and process this data without opening huge files manually. 1. Regular Expressions: A regular expression (regex) defines a pattern for searching text. Common patterns: Pattern Meaning Example . Any character V.D * Zero or more ab* + One or more ab+ [0-9] Digit U [0-9] [a-z] Lowercase [a-z] + ^ Start of line ^VDD $ End of line VDD$ ` ` OR `VDD VSS` For example: grep -E 'ERROR|WARNING|FATAL' voltus.log Searches for any of the three patterns. 2. grep — Search and Filter: grep is mainly used to find matching lines . Basic search grep 'VIOLATION' report.rpt Case-insensitive search grep -i 'error' run.log Show line numbers grep -n 'VIOLATION...
1 comment

SOI Technology-Introduction to Basics

 Hello Dear Readers,

Today, I will explain SOI Technology in VLSI and how much it influences the VLSI Industry.

Silicon-on-insulator (SOI), has been used for various applications, such as radiation-hardened circuits, since the 1970s. Recent developments have brought CMOS SOI into the limelight again, this time because of the potential for high-speed design operations.

Silicon-on-insulator (SOI) is a "non-bulk" technology that builds transistors on top of an insulating layer instead of in a semiconductor substrate. This reduces parasitic capacitance levels and yields higher-speed operation, but it introduces a class of problems of its own.

Early SOI technologies used crystals, such as sapphire (silicon-on-sapphire or SOS), as an insulating substrate. Sapphire was used because its lattice constant (the distance between neighboring atoms) is close to that of silicon, and thin layers of device-grade crystalline silicon can be grown on it. Unfortunately, Sapphire and other like crystals are expensive to grow and work with. SOS  fell into the realm of specialized circuit families, and attempts to use it for high-speed VLSI designs were never fully realized.

Modern CMOS SOI is based on a more tractable process flow. The objective is still the same: create an insulating layer and build FETs on top. However, SOI starts with a silicon wafer, not a crystal, making it more attractive economically.

An early fabrication sequence for CMOS SOI starts with a wafer that has a thick oxide layer grown on it, as shown in Fig.1(a). An oxide etches Fig.1(b) bares the paths to the underlying silicon. A carefully controlled epitaxial growth of silicon creates a "pillar" that has an important crystal structure. This is shown in Fig.1(c). 

Fig.1

The epitaxial process is continued, giving a thin layer of crystal silicon on top of the amorphous silicon dioxide layer, as portrayed in Fig.2. This provides the crystal-silicon background needed for transistors.

Fig.2

A more modern and elegant technique for creating the SOI structure is to implant heavy doses of oxygen directly into the silicon substrate. This is shown in Fig.3(a). The wafer is then annealed at very high temperatures, which induces oxide growth below the wafer surface and "pushes" a top layer of silicon to the top, resulting in the SOI layering shown in Fig.3(b). This approach was pioneered by IBM and is called SIMOX for "Separation by Implantation of Oxygen".

Fig.3

Once the SOI film is made, transistors can be fabricated. Self-aligned MOSFETs are built by defining active-area regions and then ion-implanting dopants are added for polarity and threshold voltage adjustments.

Fig.4

Fig.4 illustrates the effect of this sequence. Note that the devices are isolated by etching away the silicon in between active areas and depositing oxide. After planarization, the next steps are to grow gate oxide, pattern the poly gate, form the spacers, and implant both drain and source dopants. The transistors at this point have the cross-section is shown in Fig.5.

Fig.5

A refractory metal coating is used to form the polycide and reduce the contact resistance. These represent the final device structures.

From this point, the process is similar to that in standard bulk CMOS. Oxide is deposited, and contact cuts are formed and then filled to create a plug. The next step is a Metal1 deposition and patterning, which yields the structure illustrated in Fig.6. Additional vias and metal patterns are formed in the same manner as in standard processing.

Fig.6


Connect with me 




















Comments

  1. Anonymous10 July 2021 at 05:41

    Good information now I completely understand SOI thanks for posting.

    ReplyDelete
  2. Anonymous10 July 2021 at 11:07

    Great post bro keep it up

    ReplyDelete
  3. Anonymous12 July 2021 at 08:51

    SOI will be now solution for below 7nm. Great information covered.

    ReplyDelete

Post a Comment

Popular posts from this blog

Signal Electromigration (Signal EM): Violations, Examples, and Practical Fixes

  Hello Dear Readers,   Today in this post, I will provide some deep insight into the Signal Electromigration (Signal EM): Violations, Examples, and Practical Fixes. 1. Introduction: As technology nodes shrink into the deep‑submicron and nanometer regime (7nm, 5nm, 3nm and beyond), electromigration (EM) has become a first‑order reliability concern—not only for power/ground (PG) networks but also for signal nets. Signal EM failures are often underestimated because signal currents are transient and bidirectional. However, with higher switching activity, tighter metal pitches, thinner wires, and aggressive timing closure, signal EM can cause latent or early‑life failures if not addressed properly. This article explains: What Signal EM is and how it differs from PG EM Typical Signal EM violation scenarios Detailed, practical examples Root causes behind each violation Proven solutions and best practices to fix and prevent Signal EM issues 2. What is Signal Electromigration: El...
Post a Comment
Read more

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more

Power Analysis in the VLSI Chip Design

  Hello Dear Readers,   Today in this series of posts I will provide some deep insight into Power Analysis in the VLSI Chip Design. The power analysis flow calculates (estimates of) the active and static leakage power dissipation of the SoC design. This electrical analysis step utilizes the detailed extraction model of the block and global SoC layouts. The active power estimates depend on the availability of switching factors for all signals in the cell netlist. Representative simulation test cases are applied to the netlist model, and the signal value change data are recorded. The output data from the power analysis flow guide the following SoC tape out release assessments:  Total SoC power specification (average and standby leakage): The specification for SoC power is critical for package selection and is used by end customers for thermal analysis of the product enclosure. In addition to the package technology selection, the SoC power dissipation is used to ev...
5 comments
Read more