Skip to main content

Product Engineer II at Cadence Design Systems

Hello Dear Readers, Cadence Design Systems has a vacancy for a Product Engineer II role. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.  Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. The Cadence Advantage: The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recog...
Post a Comment

SDC(Synopsys Design Constraints) contents part 3

 Dear readers, today we will be discussing the IO-related constraints mentioned in the SDC file. The reason for defining the commands in the SDC file and their significance.

STA cannot check the paths which are not constrained. Therefore, all paths must be constrained.

5. set_input_delay

    This tells us how much time data will be delayed with respect to the clock to reach the input port of our design. That is the delay used by the external logic. So, the designer can estimate how much time is left for internal logic to meet the targets.

For example, The delay at the input port defined by the combined delay of clock to Q delay of UFF0 and combinational delay. This delay is defined with respect to the CLKA.


This is specified as

        set_input_delay 1.5 -clock CLKA  [get_ports INP]

Input delay can be specified for worst case slow (max) corner and best case fast (min) corner.

            create_clock     -name CLKA   -period 10  [get_ports CLK]

             set_input_delay  -clock CLKA    -max 1.5 [get_ports INP]

             set_input_delay  -clock CLKA    -min 0.8 [get_ports INP]

Here, by specifying the external inputs the available setup time for internal logic is (10-1.5) 8.5ns at the slow corner and (10-0.8) 9.2ns at the fast corner. Thus, available time to reliably capture the data  is the minimum time 8.5ns. If max, min are not mentioned then take the same value for both corners. 

"-clock_fall"  option is used for input delay with respect to falling edge. if nothing mentioned then it is for rising edge of the clock.

6. set_output_delay

    Output delay specifies how much time external logic needs to meet the requirements, so the designer can calculate how much time left to meet the internal timing targets. Output delay specifies with respect to the capture clock. CLKQ specifies available time between launch and capture clock.

Example


The total delay of Tc2+Tsu is our output delay. This can be specified as
            
                        set_output_delay  5     -clock CLKQ [get_ports OUT]

Similar to input delay, output delay also can be specified for both min and max. Max path delay is max(Tc2)+Tsu and min path delay specified as min(Tc2 - Th).

                create_clock    -period 15   [get_ports CLKQ]
                set_output_delay  -max 6.2   -clock CLKQ [get_ports OUT]
                set_output_delay  -min -0.2   -clock CLKQ [get_ports OUT]


External attributes

7. set_drive, set_driving_cell

    Both of these used to model the external drive strength that drives the input port of a block. This is used to calculate the transition of the first cell in our block and also used to compute the delay from input port to the first cell. If these attributes are not specified, then by default all inputs are assumed to have infinite drive strength,

set_drive 100  [all_inputs]

Specifies the drive resistance of 100 ohms at all inputs. Resistance value 0ohm means drive strength is infinite.

set_driving_cell   -lib_cell AND    -library milkyway [get_ports INP] 

INP port is driven by AND cell from milkyway library. 

 One red flag about set_driving_cell specification is that incremental delay due to capacitive load is included as an additional delay at the input port. An alternative approach for this is specify transition using set_input_transition.

8. set_input_transition.

It is easy way to specify the slew on the input port.

set_input_transition  0.6   [get_ports INP].

9. set_load

    It Specifies the capacitive load on output port. By default load on output port is 0. one need to specify the load driven by the output port.

set_load 10 [get_ports OUT]

sets the load capacitance of 10pF on OUT port 

set_load 0.5 [get_nets UCNET/NET4] 

 Sets the net load capacitance to be 0.5pF.

That's all for today guys. We will meet in the next topic which is design rule related constraints and clock exceptions. That will be the last post in the SDC contents. 

Thank you so much for your love. Keep reading our blogs and share with your friends so that all could learn. 

Comments

Post a Comment

Popular posts from this blog

SDC (Synopsys Design Constraints) contents part 4

Today, we will be discussing the remaining constraints mentioned in the SDC, which pertain to timing exceptions and design rules. This is the final part of the SDC contents. This is going to be interesting, especially with multicycle paths. Take time to read and try to comprehend. 10. set_max_transition     By setting max transition value, our design checks that all ports and pins are meeting the specified limits mentioned in SDC. If these are not satisfied then timing report will give DRVs (design rule violations) in terms of slack. This is specified as               set_max_transition 0.5  UBUF1/A setting maximum limit of 500ps on pin A of Buffer1. 11. set_max_capacitance     This is same as max transition, setting the maximum capacitance value. if our design not meeting this value then violation will occur. This will also reports under design rule violations in terms of slack.     set_max_capacitance 0.7 [all_...
1 comment
Read more

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Enc...
Post a Comment
Read more

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or...
Post a Comment
Read more