Skip to main content

Engineer I at SiFive

Hello Dear Readers,   Currently at SiFive vacancy for Engineer I role . As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits. Job Description:   Responsibilities: Engage in the logic design and verification of digital IPs, CPUs, peripherals, and sub-systems across various VLSI domains. Create and implement innovative designs and testbenches that are highly scalable, configurable, and efficient. Strong hands-on experience with UVM testbench devel...
Post a Comment

SDC(Synopsys Design Constraints) contents part 3

 Dear readers, today we will be discussing the IO-related constraints mentioned in the SDC file. The reason for defining the commands in the SDC file and their significance.

STA cannot check the paths which are not constrained. Therefore, all paths must be constrained.

5. set_input_delay

    This tells us how much time data will be delayed with respect to the clock to reach the input port of our design. That is the delay used by the external logic. So, the designer can estimate how much time is left for internal logic to meet the targets.

For example, The delay at the input port defined by the combined delay of clock to Q delay of UFF0 and combinational delay. This delay is defined with respect to the CLKA.


This is specified as

        set_input_delay 1.5 -clock CLKA  [get_ports INP]

Input delay can be specified for worst case slow (max) corner and best case fast (min) corner.

            create_clock     -name CLKA   -period 10  [get_ports CLK]

             set_input_delay  -clock CLKA    -max 1.5 [get_ports INP]

             set_input_delay  -clock CLKA    -min 0.8 [get_ports INP]

Here, by specifying the external inputs the available setup time for internal logic is (10-1.5) 8.5ns at the slow corner and (10-0.8) 9.2ns at the fast corner. Thus, available time to reliably capture the data  is the minimum time 8.5ns. If max, min are not mentioned then take the same value for both corners. 

"-clock_fall"  option is used for input delay with respect to falling edge. if nothing mentioned then it is for rising edge of the clock.

6. set_output_delay

    Output delay specifies how much time external logic needs to meet the requirements, so the designer can calculate how much time left to meet the internal timing targets. Output delay specifies with respect to the capture clock. CLKQ specifies available time between launch and capture clock.

Example


The total delay of Tc2+Tsu is our output delay. This can be specified as
            
                        set_output_delay  5     -clock CLKQ [get_ports OUT]

Similar to input delay, output delay also can be specified for both min and max. Max path delay is max(Tc2)+Tsu and min path delay specified as min(Tc2 - Th).

                create_clock    -period 15   [get_ports CLKQ]
                set_output_delay  -max 6.2   -clock CLKQ [get_ports OUT]
                set_output_delay  -min -0.2   -clock CLKQ [get_ports OUT]


External attributes

7. set_drive, set_driving_cell

    Both of these used to model the external drive strength that drives the input port of a block. This is used to calculate the transition of the first cell in our block and also used to compute the delay from input port to the first cell. If these attributes are not specified, then by default all inputs are assumed to have infinite drive strength,

set_drive 100  [all_inputs]

Specifies the drive resistance of 100 ohms at all inputs. Resistance value 0ohm means drive strength is infinite.

set_driving_cell   -lib_cell AND    -library milkyway [get_ports INP] 

INP port is driven by AND cell from milkyway library. 

 One red flag about set_driving_cell specification is that incremental delay due to capacitive load is included as an additional delay at the input port. An alternative approach for this is specify transition using set_input_transition.

8. set_input_transition.

It is easy way to specify the slew on the input port.

set_input_transition  0.6   [get_ports INP].

9. set_load

    It Specifies the capacitive load on output port. By default load on output port is 0. one need to specify the load driven by the output port.

set_load 10 [get_ports OUT]

sets the load capacitance of 10pF on OUT port 

set_load 0.5 [get_nets UCNET/NET4] 

 Sets the net load capacitance to be 0.5pF.

That's all for today guys. We will meet in the next topic which is design rule related constraints and clock exceptions. That will be the last post in the SDC contents. 

Thank you so much for your love. Keep reading our blogs and share with your friends so that all could learn. 

Comments

Post a Comment

Popular posts from this blog

Signal Electromigration (Signal EM): Violations, Examples, and Practical Fixes

  Hello Dear Readers,   Today in this post, I will provide some deep insight into the Signal Electromigration (Signal EM): Violations, Examples, and Practical Fixes. 1. Introduction: As technology nodes shrink into the deep‑submicron and nanometer regime (7nm, 5nm, 3nm and beyond), electromigration (EM) has become a first‑order reliability concern—not only for power/ground (PG) networks but also for signal nets. Signal EM failures are often underestimated because signal currents are transient and bidirectional. However, with higher switching activity, tighter metal pitches, thinner wires, and aggressive timing closure, signal EM can cause latent or early‑life failures if not addressed properly. This article explains: What Signal EM is and how it differs from PG EM Typical Signal EM violation scenarios Detailed, practical examples Root causes behind each violation Proven solutions and best practices to fix and prevent Signal EM issues 2. What is Signal Electromigration: El...
Post a Comment
Read more

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more

Power Analysis in the VLSI Chip Design

  Hello Dear Readers,   Today in this series of posts I will provide some deep insight into Power Analysis in the VLSI Chip Design. The power analysis flow calculates (estimates of) the active and static leakage power dissipation of the SoC design. This electrical analysis step utilizes the detailed extraction model of the block and global SoC layouts. The active power estimates depend on the availability of switching factors for all signals in the cell netlist. Representative simulation test cases are applied to the netlist model, and the signal value change data are recorded. The output data from the power analysis flow guide the following SoC tape out release assessments:  Total SoC power specification (average and standby leakage): The specification for SoC power is critical for package selection and is used by end customers for thermal analysis of the product enclosure. In addition to the package technology selection, the SoC power dissipation is used to ev...
5 comments
Read more