Skip to main content

Product Engineer II at Cadence Design Systems

Hello Dear Readers, Cadence Design Systems has a vacancy for a Product Engineer II role. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.  Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. The Cadence Advantage: The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recog...
Post a Comment

ASIC Design Engineer at Juniper Networks

Hello Dear Readers,

Currently, at Juniper Networks Banglore vacancy for an ASIC Design Engineer role.

Job Description:

“This position has the potential to be transferred to Juniper USA after completing one year of employment.  The transfer will be subject to standard transfer eligibility requirements.”

Juniper Development and Innovation (JDI) Silicon Development group is responsible for creating the custom chips that are at the heart of most of Juniper's products. JDI Silicon Team seeks ASIC Engineers to develop next generation of ASICs for new core routers, switches, and firewalls.

  • Our Silicon team delivers on-time and error-free, high-performing, scalable, lowest cost, power efficient Silicon that is widely deployable and beats the competition.
  • ASIC is the differentiator starting from our 1st router to our latest products. Our ASIC’s have been feature-rich without sacrificing in performance. 
  • We have developed 3 generations of high-end router chipsets.

 

JUNIPER Silicon Team works on the latest technologies, currently, we are working on…

  • 7 nanometer
  • 50-100 million placeable objects
  • 500-1000 million gates
  • 10-30B transistors
  • 300 high speed links
  • Clock frequency – 1000- 1300 MHz

 

Job Summary:

Responsible for block level/ full chip design for Custom ASIC’s.

Responsibilities:

  • Responsible for block level/ full chip design.
  • Develop micro-architecture and RTL implementation for ASICs and systems for high-performance networking products.
  • Work with verification engineers to ensure first-time working silicon.
  • Perform logic synthesis and timing analysis.
  • Work with physical design and signal integrity teams to achieve timing closure in routed netlists.


Labels:

Comments

Post a Comment

Popular posts from this blog

SDC (Synopsys Design Constraints) contents part 4

Today, we will be discussing the remaining constraints mentioned in the SDC, which pertain to timing exceptions and design rules. This is the final part of the SDC contents. This is going to be interesting, especially with multicycle paths. Take time to read and try to comprehend. 10. set_max_transition     By setting max transition value, our design checks that all ports and pins are meeting the specified limits mentioned in SDC. If these are not satisfied then timing report will give DRVs (design rule violations) in terms of slack. This is specified as               set_max_transition 0.5  UBUF1/A setting maximum limit of 500ps on pin A of Buffer1. 11. set_max_capacitance     This is same as max transition, setting the maximum capacitance value. if our design not meeting this value then violation will occur. This will also reports under design rule violations in terms of slack.     set_max_capacitance 0.7 [all_...
1 comment
Read more

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Enc...
Post a Comment
Read more

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or...
Post a Comment
Read more