Skip to main content

Physical Design Methodology Engineer at Texas Instruments

  Hello Dear Readers, Texas Instruments Bangalore has a vacancy for the Physical Design Engineer role. We need an Physical Design Methodology Engineer to join our ATD team. The candidate should have a strong background in back-end design of ASIC/SoC chips. The ideal candidate will have a bachelor’s or master’s degree in Electrical Engineering or a related field. Requirements: 1 - 2 Years of experience in physical design Bachelor’s or master’s degree in Electrical/Electronics Engineering or a related field Strong understanding of physical design principles Must know the basics of floorplan, placement, CTS, routing, ECO, Physical Verification Proficiency in back-end design tools, such as Cadence Genus/Innovus/Tempus/Voltus Excellent problem-solving skills and attention to detail Effective communication and collaboration skills Responsibilities: Synthesis to GDSII Perform full Physical design flow and its verification Work closely with Digital Design and DFT engineers Ensure...
Post a Comment

Engineer (Modem Validation) at Qualcomm

 Hello Dear Readers,

Currently, at Qualcomm Bangalore vacancy for Engineer (Modem Validation) role.

Job Area:

Engineering Group, Engineering Group > Hardware Engineering

Qualcomm Overview:

Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.

General Summary:

Qualcomm's Modem Validation Team is part of the central SoC digital hardware organization responsible for the overall quality of the SoC & Modem silicon. The Validation team works closely with architects, designers, verification engineers, software engineers, and customers. The team is currently seeking a strong candidate to create content to enable the testing of the cellular modem and RF subsystem.

The position requires that the candidate is very familiar with digital communication principles and experienced with C, Python and C++ programming , that the candidate understand the embedded environment and the constraints that this type of environment brings and preferably that the candidate has a working knowledge of modem technologies and the general flow of data through the modem. The candidate should also be familiar with some analog debugging, some knowledge of RF and test equipment related to this field . 

The technical disciplines, languages and methodologies included in this team are:

  • Systems Debug (Emulation, SoC Architectures, Modem architecture HW Platforms & firmware, Cellular, Logic Analyzers, JTAG)
  • Modem VI Content Developer ( C, Assembly, Python, Scripting for Lauterbach trace32 , Matlab Subsystems: CPU Core, Modem , Digital Modem RF) Required Qualifications
  • Candidate will have a minimum of 1-3 years of experience working in emulation and silicon environments. Candidates are expected to have experience in:
  • Understanding of digital communication principles
  • Emulation environments for development and debug
  • Debugging low-level software and hardware issues
  • Implementing drivers and test content
  • Debug tools, including JTAG and kernel debuggers
  • CPU, Modem and SoC architectures
  • Basic understanding of power and performance
  • Good experience programming in C, python, and C++.

Preferred Qualifications: 

  • Experience with post-silicon enabling and bring-up
  • Knowledge of cellular technologies preferred, UMTS, LTE, etc
  • Validation and debugging of mixed analog and digital circuits
  • Experience with at least one of Python, C, C++, or Lauterbach CMM scripts

Labels:

Comments

Post a Comment

Popular posts from this blog

Best Book for Designing Microarchitecture of Microprocessor Using Verilog HDL

  Hello Dear Readers, Currently, after succeeding in many topics now I starting to provide technical book reviews which were I have completed and still read books always. So let us start today's book review. Book Name:   Computer Principles and Design in Verilog  HDL Description:  Uses Verilog HDL to illustrate computer architecture and microprocessor design, allowing readers to readily simulate and adjust the operation of each design, and thus build industrially relevant skills Introduces the computer principles, computer design, and how to use Verilog HDL (Hardware Description Language) to implement the design Provides the skills for designing processor/arithmetic/cpu chips, including the unique application of Verilog HDL material for CPU (central processing unit) implementation Despite the many books on Verilog and computer architecture and microprocessor design, few, if any, use Verilog as a key tool in helping a student to understand these design techniques...
3 comments
Read more

Internship - SoC /IP Design at NXP India

Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
Post a Comment
Read more

IC Design Engineer at Broadcom

  Hello Dear Readers, Currently, at Broadcom vacancy for an IC Design Engineer role. Job Description: Candidate would be required to work on various phases of SOC physical design activities. The job will include but not limited to block level – floor-planning, partitioning, placement, clock tree synthesis, route, physical verification (LVS/DRC/ERC/Antenna etc). Should be able to meet congestion, timing and area metrics.  Candidate would be required to do equivalence checks, STA, Crosstalk delay analysis, noise analysis, power optimization. Should be able to implement timing and functional ECOs. Should have excellent problem-solving skill to help through congestion resolution and timing closure. Should have experience formal verification and timing analysis and ECO implementation. Experience with tools such as Innovus/Encounter, ICC, Caliber, LEC, Primetime etc is highly desirable. Candidate should be able to work independently and guide other team members. Should be ...
Post a Comment
Read more