Skip to main content

RTL Design Engineer at Skyroot Aerospace

Hello, Dear Readers, Skyroot Aerospace has a vacancy for the RTL Design Engineer role. About Skyroot Aerospace: A cutting-edge startup founded by ex-ISRO scientists. Dedicated to affordable space access, we're rewriting aerospace technology rules. Our dynamic team fosters inventiveness, collaboration, and relentless excellence. Join us on a transformative journey to redefine space possibilities. Welcome to the forefront of space innovation with Skyroot Aerospace! Purpose of role: Understand architectural requirements and Design micro-architecture, implement design blocks using VHDL/Verilog for FPGA based Avionics packages for orbital launch vehicles and ground infrastructure. Job Requirements: 2+ Years of RTL and system design experience. Strong knowledge on Digital System Design (DSD). Strong knowledge of RTL/SoC design/integration with VHDL/Verilog. Strong knowledge in problem solving and debugging skills. Ability to understand architectural requirements and Design micro-archite...
Post a Comment

Engineer (Modem Validation) at Qualcomm

 Hello Dear Readers,

Currently, at Qualcomm Bangalore vacancy for Engineer (Modem Validation) role.

Job Area:

Engineering Group, Engineering Group > Hardware Engineering

Qualcomm Overview:

Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.

General Summary:

Qualcomm's Modem Validation Team is part of the central SoC digital hardware organization responsible for the overall quality of the SoC & Modem silicon. The Validation team works closely with architects, designers, verification engineers, software engineers, and customers. The team is currently seeking a strong candidate to create content to enable the testing of the cellular modem and RF subsystem.

The position requires that the candidate is very familiar with digital communication principles and experienced with C, Python and C++ programming , that the candidate understand the embedded environment and the constraints that this type of environment brings and preferably that the candidate has a working knowledge of modem technologies and the general flow of data through the modem. The candidate should also be familiar with some analog debugging, some knowledge of RF and test equipment related to this field . 

The technical disciplines, languages and methodologies included in this team are:

  • Systems Debug (Emulation, SoC Architectures, Modem architecture HW Platforms & firmware, Cellular, Logic Analyzers, JTAG)
  • Modem VI Content Developer ( C, Assembly, Python, Scripting for Lauterbach trace32 , Matlab Subsystems: CPU Core, Modem , Digital Modem RF) Required Qualifications
  • Candidate will have a minimum of 1-3 years of experience working in emulation and silicon environments. Candidates are expected to have experience in:
  • Understanding of digital communication principles
  • Emulation environments for development and debug
  • Debugging low-level software and hardware issues
  • Implementing drivers and test content
  • Debug tools, including JTAG and kernel debuggers
  • CPU, Modem and SoC architectures
  • Basic understanding of power and performance
  • Good experience programming in C, python, and C++.

Preferred Qualifications: 

  • Experience with post-silicon enabling and bring-up
  • Knowledge of cellular technologies preferred, UMTS, LTE, etc
  • Validation and debugging of mixed analog and digital circuits
  • Experience with at least one of Python, C, C++, or Lauterbach CMM scripts

Labels:

Comments

Post a Comment

Popular posts from this blog

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more

Internship - SoC /IP Design at NXP India

Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
Post a Comment
Read more

IC Design Engineer at Broadcom

  Hello Dear Readers, Currently, at Broadcom vacancy for an IC Design Engineer role. Job Description: Candidate would be required to work on various phases of SOC physical design activities. The job will include but not limited to block level – floor-planning, partitioning, placement, clock tree synthesis, route, physical verification (LVS/DRC/ERC/Antenna etc). Should be able to meet congestion, timing and area metrics.  Candidate would be required to do equivalence checks, STA, Crosstalk delay analysis, noise analysis, power optimization. Should be able to implement timing and functional ECOs. Should have excellent problem-solving skill to help through congestion resolution and timing closure. Should have experience formal verification and timing analysis and ECO implementation. Experience with tools such as Innovus/Encounter, ICC, Caliber, LEC, Primetime etc is highly desirable. Candidate should be able to work independently and guide other team members. Should be ...
Post a Comment
Read more