Skip to main content

Product Engineer II at Cadence Design Systems

Hello Dear Readers, Cadence Design Systems has a vacancy for a Product Engineer II role. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.  Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. The Cadence Advantage: The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recog...
Post a Comment

Engineer (Modem Validation) at Qualcomm

 Hello Dear Readers,

Currently, at Qualcomm Bangalore vacancy for Engineer (Modem Validation) role.

Job Area:

Engineering Group, Engineering Group > Hardware Engineering

Qualcomm Overview:

Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.

General Summary:

Qualcomm's Modem Validation Team is part of the central SoC digital hardware organization responsible for the overall quality of the SoC & Modem silicon. The Validation team works closely with architects, designers, verification engineers, software engineers, and customers. The team is currently seeking a strong candidate to create content to enable the testing of the cellular modem and RF subsystem.

The position requires that the candidate is very familiar with digital communication principles and experienced with C, Python and C++ programming , that the candidate understand the embedded environment and the constraints that this type of environment brings and preferably that the candidate has a working knowledge of modem technologies and the general flow of data through the modem. The candidate should also be familiar with some analog debugging, some knowledge of RF and test equipment related to this field . 

The technical disciplines, languages and methodologies included in this team are:

  • Systems Debug (Emulation, SoC Architectures, Modem architecture HW Platforms & firmware, Cellular, Logic Analyzers, JTAG)
  • Modem VI Content Developer ( C, Assembly, Python, Scripting for Lauterbach trace32 , Matlab Subsystems: CPU Core, Modem , Digital Modem RF) Required Qualifications
  • Candidate will have a minimum of 1-3 years of experience working in emulation and silicon environments. Candidates are expected to have experience in:
  • Understanding of digital communication principles
  • Emulation environments for development and debug
  • Debugging low-level software and hardware issues
  • Implementing drivers and test content
  • Debug tools, including JTAG and kernel debuggers
  • CPU, Modem and SoC architectures
  • Basic understanding of power and performance
  • Good experience programming in C, python, and C++.

Preferred Qualifications: 

  • Experience with post-silicon enabling and bring-up
  • Knowledge of cellular technologies preferred, UMTS, LTE, etc
  • Validation and debugging of mixed analog and digital circuits
  • Experience with at least one of Python, C, C++, or Lauterbach CMM scripts

Labels:

Comments

Post a Comment

Popular posts from this blog

SDC (Synopsys Design Constraints) contents part 4

Today, we will be discussing the remaining constraints mentioned in the SDC, which pertain to timing exceptions and design rules. This is the final part of the SDC contents. This is going to be interesting, especially with multicycle paths. Take time to read and try to comprehend. 10. set_max_transition     By setting max transition value, our design checks that all ports and pins are meeting the specified limits mentioned in SDC. If these are not satisfied then timing report will give DRVs (design rule violations) in terms of slack. This is specified as               set_max_transition 0.5  UBUF1/A setting maximum limit of 500ps on pin A of Buffer1. 11. set_max_capacitance     This is same as max transition, setting the maximum capacitance value. if our design not meeting this value then violation will occur. This will also reports under design rule violations in terms of slack.     set_max_capacitance 0.7 [all_...
1 comment
Read more

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Enc...
Post a Comment
Read more

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or...
Post a Comment
Read more