Skip to main content

SRAM/Memory CAD Engineer at Qualcomm

  Hello Dear Readers, Qualcomm Bangalore currently has a vacancy for an SRAM/Memory CAD Engineer. As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,  Digital/Analog/RF/optical  systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronic...
Post a Comment

Best Courses For RTL/FPGA Engineer Profiles

 Hello Dear Readers,

Currently, after succeeding up to this today, I will start new NPTEL courses per VLSI and ECE branch job profiles. So let's start with today's RTL/FPGA engineer profiles courses.

1. HARDWARE MODELING USING VERILOG:

Coordinators:

PROF. INDRANIL SENGUPTA 

Department of Computer Science and Engineering IIT Kharagpur

INTENDED AUDIENCE: CSE, ECE, EE 

PRE-REQUISITES: Basic concepts in digital circuit design, Familiarity with a programming language like C or C++ 

INDUSTRIES APPLICABLE TO: Intel, Cadence, Mentor Graphics, Synopsys, Xilinx

COURSE OUTLINE:

The course will introduce the participants to the Verilog hardware description language. It will help them to learn various digital circuit modeling issues using Verilog, writing test benches, and some case studies. 

ABOUT INSTRUCTOR: 

Prof. Indranil Sengupta has obtained his B.Tech., M.Tech. and Ph.D. degrees in Computer Science and Engineering (CSE) from the University of Calcutta. He joined the Indian Institute of Technology, Kharagpur, as a faculty member in 1988, in the Department of CSE, where he is presently a full Professor. He had been the former Heads of the Department of Computer Science and Engineering and also the School of Information Technology of the Institute. He has over 28 years of teaching and research experience. He has guided 22 Ph.D. students and has more than 200 publications to his credit in international journals and conferences.

COURSE PLAN: 

Week 01: Introduction to digital circuit design flow (3 hours)

Week 02: Verilog variables, operators, and language constructs (2 hours)

Week 03: Modeling combinational circuits using Verilog (2 hours) 

Week 04:  Modeling sequential circuits using Verilog (3 hours) 

Week 05:  Verilog test benches and design simulation (2 hours)

Week 06:  Behavioral versus structural design modeling (2 hours)

Week 07:  Miscellaneous modeling issues: pipelining, memory, etc. (2 hours)

Week 08:  Processor design using Verilog (4 hours)

Go To Course


2. SYSTEM DESIGN THROUGH VERILOG:

Coordinators:

PROF. SHAIK RAFI AHAMED 

Department of EEE 

IIT Guwahati

INTENDED AUDIENCE: CSE, ECE, EE 

PRE-REQUISITES: Basic concepts in digital circuit design, Familiarity with a programming language like C or C++ 

INDUSTRIES APPLICABLE TO: Intel, Cadence, Mentor Graphics, Synopsys, Xilinx

COURSE OUTLINE:

A comprehensive resource on Verilog HDL for beginners and experts, large and complicated digital circuits can be incorporated into hardware by using Verilog, a hardware description language (HDL). A designer aspiring to master this versatile language must first become familiar with its constructs, practice their use in real applications, and apply them in combinations in order to be successful. Design Through Verilog HDL affords novices the opportunity to perform all of these tasks, while also offering seasoned professionals a comprehensive resource on this dynamic tool. 

ABOUT INSTRUCTOR: 

Prof. Shaik Rafi Ahamed is a professor with more than 20 years teaching experience. He had taught Digital design, including Verilog, nearly 10 times for undergraduate students at IIT Guwahati and other institutions. He have published several papers in reputed Journals like IEEE, Elsevier, IET and Springer.

COURSE PLAN:  

Week-1: Introduction to Verilog
Week-2: Gate-level modeling
Week-3: Behavioral modeling I
Week-4: Behavioral modeling II
Week-5: Data flow modeling
Week-6: Switch level modeling
Week-7: Synthesis of combinational logic using Verilog
Week-8: Synthesis of sequential logic using Verilog

Go To Course


3. Hardware Security

Coordinators:

PROF. DEBDEEP MUKHOPADHYAY

Department of Computer Science and Engineering

IIT Kharagpur

INTENDED AUDIENCE: CSE, ECE, EE (PG And UG) 

PRE-REQUISITES: Cryptography

INDUSTRIES APPLICABLE TO: TexasInstruments/BOSCH/DRDO/HAL/Wipro/CDAC/ISRO/Rambus/Intel/Qualcomm/Synopsys/IBM/Microsoft/Cadence/SecureIC/Riscure/Mentor Graphics/Xilinx/Nvidia

COURSE OUTLINE:

This course will address security threats on modern hardware design, manufacturing, installation, and operating practices. In particular, the threats would be shown to be relevant at scales ranging from a single user to an entire nation's public infrastructure. Through theoretical analyses and relevant practical world case studies, the threats would be demonstrated, and then state-of-the-art defense techniques would be described. The course would borrow concepts from diverse fields of study such as cryptography, hardware design, circuit testing, algorithms, and machine learning.

ABOUT INSTRUCTOR: 

Prof. Debdeep Mukhopadhyay is currently a full Professor at the Department of Computer Science and Engineering, IIT-Kharagpur, India.At IIT Kharagpur he initiated the Secured Embedded Architecture Laboratory (SEAL), with a focus on Embedded Security and Side Channel Attacks( [ http://cse.iitkgp.ac.in/resgrp/seal/ | http://cse.iitkgp.ac.in/resgrp/ seal/ ] ) . Prior to this he worked as an associate Professor at IIT Kharagpur, visiting scientist at NTU Singapore, a visiting Associate Professor of NYU-Shanghai, Assistant Professor atIIT-Madras, and as Visiting Researcher at NYU Tandon-School-of-Engineering, USA. He holds a PhD, an MS, and a B. Tech from IIT Kharagpur, India. 

COURSE PLAN:  

Week 1: Introduction, Finite Fields, AES Hardware, S-Box
Week 2: Algorithm to Hardware, Case Study on ECC, Intro to ECC
Week 3: Implementation of ECC, Hardware Design of ECC
Week 4: Introduction to Side Channel Analysis
Week 5: Advanced SCA, Introduction to Fault Attacks
Week 6: Advanced Fault Attacks, Algebraic Fault Analysis
Week 7: Countermeasures-I
Week 8: Countermeasures-II
Week 9: Introduction to PUFs, Designs on FPGAs, Machine Learning of PUFs
Week 10: Design-for-Testability for Cryptographic Designs
Week 11: Protocols, Challenges, Introduction to Micro-architectural attacks
Week 12: Advanced Micro-architectural attacks, Hardware monitoring for malware using Hardware Performance Counters

Go To Course


Connect with me 







Labels:

Comments

  1. Anonymous30 September 2022 at 03:22

    Thanks bro for post really apprieciate your effort

    ReplyDelete

Post a Comment

Popular posts from this blog

Internship - SoC /IP Design at NXP India

Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
Post a Comment
Read more

Best Book for Designing Microarchitecture of Microprocessor Using Verilog HDL

  Hello Dear Readers, Currently, after succeeding in many topics now I starting to provide technical book reviews which were I have completed and still read books always. So let us start today's book review. Book Name:   Computer Principles and Design in Verilog  HDL Description:  Uses Verilog HDL to illustrate computer architecture and microprocessor design, allowing readers to readily simulate and adjust the operation of each design, and thus build industrially relevant skills Introduces the computer principles, computer design, and how to use Verilog HDL (Hardware Description Language) to implement the design Provides the skills for designing processor/arithmetic/cpu chips, including the unique application of Verilog HDL material for CPU (central processing unit) implementation Despite the many books on Verilog and computer architecture and microprocessor design, few, if any, use Verilog as a key tool in helping a student to understand these design techniques...
3 comments
Read more

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more