Hello Dear Readers,
Today here below I have collected practice questions that are more frequently asked by the interviewer.
Q-1: What are the various options used by the synthesis tool to optimize the circuit to meet timing?
Q-2: If we do synthesis of an RTL using 2 SDCs, one at 100MHz and the other one at 200MHz, which netlist will look bigger?
Q-3: If we do synthesis of an RTL using 2 LIBs, one at 45nm technology and the other one at 28nm technology, which netlist will look bigger?
Q-4: How does synthesis tool compute the cell delays without knowing load capacitance?
Q-5: What happens to clock nets during synthesis?
Q-6: Can clock gating be done during synthesis?
Q-7: What happens to power and ground nets during synthesis?
Q-8: How memories and hard IPs are handled during synthesis?
Q-9: Which steps of the verification method need test vectors?
Q-10: After synthesis, if we find a bug in RTL, how do we fix it in the netlist?
Q-11: Will flip flop instance names be the same between RTL and Netlist?
Connect with me
Superb Questions
ReplyDelete