Skip to main content

Physical Design Methodology Engineer at Texas Instruments

  Hello Dear Readers, Texas Instruments Bangalore has a vacancy for the Physical Design Engineer role. We need an Physical Design Methodology Engineer to join our ATD team. The candidate should have a strong background in back-end design of ASIC/SoC chips. The ideal candidate will have a bachelor’s or master’s degree in Electrical Engineering or a related field. Requirements: 1 - 2 Years of experience in physical design Bachelor’s or master’s degree in Electrical/Electronics Engineering or a related field Strong understanding of physical design principles Must know the basics of floorplan, placement, CTS, routing, ECO, Physical Verification Proficiency in back-end design tools, such as Cadence Genus/Innovus/Tempus/Voltus Excellent problem-solving skills and attention to detail Effective communication and collaboration skills Responsibilities: Synthesis to GDSII Perform full Physical design flow and its verification Work closely with Digital Design and DFT engineers Ensure...
Post a Comment

ARM Assembly Language Practice Question And Answer Part-2

  Hello Dear Readers, 

Today in this post I will provide some basics to advanced ARM's assembly language practice QA part-2, I have used the Keil tool for code writing.

Q-1). Write an assembly language program for storing the sum of first ‘n=6’ terms of the series 1,4,9,16,25…..

Code:

; program for the addition of the n=6 series 

area sum_series, code,readonly 

entry 

mov r2,#0 

mov r0,#6

loop 

  muls r1,r0,r0 ; multiply square number 

  add r2,r2,r1 ; whole sum is stored on register "r2" 

subs r0,r0,#1 

bne loop 

end 

Output:


Q-2). Write an assembly language program to find the maximum of 3 numbers and store it at location 0x5000.

Code:

; program to find maximum number of 3 and store in memory 

area max, code, readonly 

entry 

ldr r0,=data 

ldr r3,=0x5000 

ldr r4,=0x03 ;create a loop of 3 

ldr r1,[r0, #4] 

sub r4,r4,#1 

again 

 ldr r2,[r0] 

 cmp r1,r2 

 bcs loop ; jump on set carry 

 mov r1,r2 

loop 

 add r0,r0,#4 

 sub r4,r4,#1 

 bne again 

str r1,[r3] 

stop b stop 

data dcd 0x07,0x08,0x09 

end 

Output:


Q-3). Write an assembly language program for counting the total occurrences of a given ‘n=3’-bit pattern '110' in a 32-bit value.

Code:

; program to count occurance of the sequences in the given 32 bit value 

area count, code, readonly 

entry 

ldr r0, =data 

mov r3, #0 ; value of the occurance stored 

mov r4, #32 ;defined for one bit calculation 

mov r5, #6 

ldr r1, [r0] 

next 

 mov r1, r1, ror #1 

 mov r2, r1 

 ands r6, r2, r5 ; anding operation for identify sequences 

 subs r6, r6, r5 

 beq again 

 subs r4, r4, #0x1 

 bne next 

 b stop 

again 

 add r3, r3, #0x1 

 subs r4, r4, #0x1 

 bne next 

stop b stop 

data dcd 0x98654353 

end

Output:

Q-4). Write an assembly language program to count the total factors of a number.

Code:

; program to find totals number of factors 

area factor, code, readonly 

entry 

ldr r0,=data 

ldr r1,[r0] ; take example of 4 so number of factor is 3(i.e 1,2,4) 

mov r4,r1 

mov r2,#1 ; initial value for division 

mov r3,#0

next 

 cmp r4,r2 

 bcs loop1 

stop b stop 

loop 

 add r3,r3,#1 

again 

  add r2,r2,#1 

 mov r1,r4 

  b next 

loop1 

subtract 

  SUBS r1,r1,r2 

  beq loop 

  bhi subtract 

 b again 

data dcd 0x04 

end

Output:


Q-5). Write an assembly language program to find maximum and minimum values in an array.

Code:

; program to find maximum and minimum value from an array 

area max_min, code, readonly 

entry 

ldr r0,=data 

ldr r1,=0x05 

ldr r3,[r0] ; maximum value stored on r3 register 

ldr r4,[r0] ; minimum value stored on r4 register next 

 ldr r2,[r0] ; it is reference register 

 cmp r3,r2 

 bcs loop 

 mov r3,r2 

loop 

 cmp r4,r2 

 bls again 

 mov r4,r2 

again
  add r0,r0,#4 

  subs r1,r1,#1 

  bne next 

stop b stop 

data dcd 0x03,0x04,0x5,0x7,0x9 

end

Output:


Q-6). Write an assembly language program to find the average of first ‘n’ natural numbers.

Code:

; program for calculating average of 'N' natural numbers 

area avg,code,readonly 

entry 

ldr r0,=7 

mov r2,r0 

next 

 add r1,r1,r0 ; addition of all the numbers 7+6+5..... 

 subs r0,r0,#1 

 bne next ; repeat untill addition comes to 0 from the given value 

again 

 sub r1,r1,r2 ; For repeated subtraction 

 add r3,#1 ; r1 is stored remainder 

 cmp r1,r2 ; value in r3 is quotient 

 bge again 

end 

Output:


ARM Assembly Language Practice Question And Answer Part-1



Labels:

Comments

  1. Anonymous30 January 2022 at 10:46

    Wow bro I can't have words for you. Please keep it up to advanced algorithms.

    ReplyDelete

Post a Comment

Popular posts from this blog

Best Book for Designing Microarchitecture of Microprocessor Using Verilog HDL

  Hello Dear Readers, Currently, after succeeding in many topics now I starting to provide technical book reviews which were I have completed and still read books always. So let us start today's book review. Book Name:   Computer Principles and Design in Verilog  HDL Description:  Uses Verilog HDL to illustrate computer architecture and microprocessor design, allowing readers to readily simulate and adjust the operation of each design, and thus build industrially relevant skills Introduces the computer principles, computer design, and how to use Verilog HDL (Hardware Description Language) to implement the design Provides the skills for designing processor/arithmetic/cpu chips, including the unique application of Verilog HDL material for CPU (central processing unit) implementation Despite the many books on Verilog and computer architecture and microprocessor design, few, if any, use Verilog as a key tool in helping a student to understand these design techniques...
3 comments
Read more

Internship - SoC /IP Design at NXP India

Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
Post a Comment
Read more

IC Design Engineer at Broadcom

  Hello Dear Readers, Currently, at Broadcom vacancy for an IC Design Engineer role. Job Description: Candidate would be required to work on various phases of SOC physical design activities. The job will include but not limited to block level – floor-planning, partitioning, placement, clock tree synthesis, route, physical verification (LVS/DRC/ERC/Antenna etc). Should be able to meet congestion, timing and area metrics.  Candidate would be required to do equivalence checks, STA, Crosstalk delay analysis, noise analysis, power optimization. Should be able to implement timing and functional ECOs. Should have excellent problem-solving skill to help through congestion resolution and timing closure. Should have experience formal verification and timing analysis and ECO implementation. Experience with tools such as Innovus/Encounter, ICC, Caliber, LEC, Primetime etc is highly desirable. Candidate should be able to work independently and guide other team members. Should be ...
Post a Comment
Read more