Skip to main content

RTL Design Engineer at Skyroot Aerospace

Hello, Dear Readers, Skyroot Aerospace has a vacancy for the RTL Design Engineer role. About Skyroot Aerospace: A cutting-edge startup founded by ex-ISRO scientists. Dedicated to affordable space access, we're rewriting aerospace technology rules. Our dynamic team fosters inventiveness, collaboration, and relentless excellence. Join us on a transformative journey to redefine space possibilities. Welcome to the forefront of space innovation with Skyroot Aerospace! Purpose of role: Understand architectural requirements and Design micro-architecture, implement design blocks using VHDL/Verilog for FPGA based Avionics packages for orbital launch vehicles and ground infrastructure. Job Requirements: 2+ Years of RTL and system design experience. Strong knowledge on Digital System Design (DSD). Strong knowledge of RTL/SoC design/integration with VHDL/Verilog. Strong knowledge in problem solving and debugging skills. Ability to understand architectural requirements and Design micro-archite...
Post a Comment

The Design For Testability (DFT) and its necessity

 Hello Dear Readers,

Today In this post I will explain DFT and its necessity in VLSI.

In the practical ASIC design, the DFT is used to find out various kinds of faults in the design. For FPGA designs this step is excluded. The necessity of DFT is for early detection of the faults in the design using scan chain insertions. The functional abstraction of defects is called a fault and the abstraction of the fault is the system-level error. Physical testing is carried out after manufacturing of chip to understand the fabrication-related issues or faults. The defects in the design can be physical or electrical. Physical defects are due to silicon or defective oxide. Electrical defects are short, open, transistor defects and changes in the threshold voltage. A few of the faults in the design are following 
1. Stuck at faults: Stuck at one or Stuck at zero 
2. Memory faults or pattern-sensitive faults 
3. Bridging faults 
4. Crosspoint faults 
5. Delay faults 

The testing process is the process of test pattern generation, test pattern application and output evaluation. 
Generally, the test flow includes the following: 
1. Identify the target faults 
2. Test generation 
3. Fault Simulation 
4. Testability 
5. DFT 

Design For Testability (DFT):

The DFT is required to reduce the defect level in the design. Consider the following design; in this design, it is not possible to give the test input so the design is not testable. The DFT uses the concept of controllability and observability. 
The key steps are

1. RTL design 
2. Simulation 
3. Synthesis 
4. Insert scan chain 
5. Layout 

If every data input of the register need to be forced to the known value during the test, then the design is controllable. Observability indicates the ability to observe the node at the primary output. The de-sign needs to be controllable and observable. As shown in the following Fig-1, the design input of comb_logic1 is controllable and the output from comb_logic3 is observable. But comb_logic1 and comb_logic2 are not observable. So for the detection of faults, it is essential to make comb_logic1, comb_logic2, and comb_logic3 controllable as well as observable.
Figure-1

The basic DFT techniques are Ad-HOC DFT and Structured DFT. The structured DFT includes the scan-based DFT which is again classified as MUX - based DFT and level–sensitive, element-based DFT. Another structured DFT technique is MBIST and LBIST. JTAG is used for boundary-scan. The basic MUX-based technique is described below. • MUX-based scan cell The MUX-based scan cell is shown below Fig-2, and it has additional inputs as Test_data, Scan_en. The MUX is inserted at the input of the D flip-flop and during testing Scan_en=1 the D input is Test_data. During normal operation, the Scan_en=0 and Data_in can pass through the combinational logic to the D input. Thus, the following cell works both in the test and normal modes. The clk can be scan_clk during the test mode.
Figure-2

MUX-based scan chain: 

The normally used method is the insertion of the scan by using MUX logic. MUX-based scan cell shown in the above figure is used to replace the sequential elements from the design. Depending on the requirements the design team decides whether to use the partial scan method or the full scan method. In the partial scan method, few of the sequential elements are replaced by the MUX-based scan cell. In the full scan method, all the sequential elements are replaced by the MUX-based scan cell. Due to scan insertion, the area and timing of the design have a significant impact. Scan insertion increases the area of the design and due to added MUX-based logic even affects the timing of the design. The following example shows the scan chain using MUX-based scan cells. Most of the time, the partial scan is recommended if area and timing is the constraint but this reduces overall fault coverage. If the full scan is used then it increases area and has a significant impact on timing but this improves overall fault coverage.
Figure-3

Scan Design rules:
Following are a few of the scan design rules that need to be considered: 

1. Generated clocks in the design: There should not be generated clocks in the design as they are not controllable 
2. Combinational feedback loop: There should not be any combinational loop in the design as it creates issues in the timing analysis and hence it is essential to break the combinational loop 
3. Gated clocks: Gated clocks need to be avoided as they are not controllable 
4. Asynchronous Control signals: There should not be any internally generated asynchronous control signals 
5. Do not mix the positive and negative edge-triggered flip-flops 
6. Avoid the use of latches in the design 
7. If shift registers are used then do not replace them by using scan enabled flipflops but only ensure the enable control 
8. Do not use the clock input as data 
9. Bypass the memories during DFT



Connect with me 



Comments

  1. Anonymous20 August 2021 at 07:19

    Now DFT basics concepts is cleared but can you tell me how to simulate in CAD tools.

    ReplyDelete

Post a Comment

Popular posts from this blog

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more

Internship - SoC /IP Design at NXP India

Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
Post a Comment
Read more

IC Design Engineer at Broadcom

  Hello Dear Readers, Currently, at Broadcom vacancy for an IC Design Engineer role. Job Description: Candidate would be required to work on various phases of SOC physical design activities. The job will include but not limited to block level – floor-planning, partitioning, placement, clock tree synthesis, route, physical verification (LVS/DRC/ERC/Antenna etc). Should be able to meet congestion, timing and area metrics.  Candidate would be required to do equivalence checks, STA, Crosstalk delay analysis, noise analysis, power optimization. Should be able to implement timing and functional ECOs. Should have excellent problem-solving skill to help through congestion resolution and timing closure. Should have experience formal verification and timing analysis and ECO implementation. Experience with tools such as Innovus/Encounter, ICC, Caliber, LEC, Primetime etc is highly desirable. Candidate should be able to work independently and guide other team members. Should be ...
Post a Comment
Read more