Skip to main content

YAML in Semiconductor EDA: From Configuration Language to Reusable Design-Flow Methodology

Hello Dear Readers,   Today in this post, I will provide some deep insight about yaml langauge for CAD flow developments with detailed examples. YAML is not a programming language in the same sense as Python, Tcl, C++, or Verilog. It is primarily a human-readable data serialization/configuration language . In semiconductor EDA, that distinction is important because YAML generally describes what a flow should do , while Python/Tcl/Shell and the EDA tools execute the flow . The official YAML specification describes it as a data serialization language designed to be human-friendly and portable across programming languages. For the semiconductor angle, this becomes particularly interesting because YAML can act as a configuration layer between design methodology and EDA implementation . Frameworks such as Hammer explicitly use YAML/JSON configuration and an intermediate representation to standardize information exchanged between design, technology, and tool plugins. 1. Introduction M...
1 comment

Evolution of Logic Design and Its Abstractions

 Hello Dear Readers,

Today, I have summarized the evolution of logic design and two abstractions of the system design flow that has been discussed.

During the year 1958, Jack Kilby, a young electrical engineer at Texas Instrument figured out how to place the circuit elements, transistors, resistors, and capacitors, on a small piece of Germanium. But prior to the year 1958, many more revolutionized ideas were published and conceptualized.

Gottfried Leibniz was a famous mathematician and philosopher from Germany and he redefined the binary number system during the year 1676–1679. After the successful redefinition of number systems, the famous mathematician George Boole during the year 1854 invented the Boolean algebra and the revolution of the digital logic design set into motion. The actual invention of the prototype transistor model during the year 1946–1947 at Bell Labs by Shockley, Bardeen, Brattain had revolutionized the use of semiconductor in switching theory and for design of chip. The design of first working transistor was the biggest contribution by the Morris Tanenbaum during the year 1954 at Texas Instruments. The invention of CMOS logic during 1963 has made integration of logic cells very easy and it was predicted by Intel’s cofounder Gordon Moore that the density of the logic cells for the same silicon area will be doubled for every 18 to 24 months. This is what we call as Moore’s law. 

Fig.1:https://www.autodesk.com/products/eagle/blog/integrated-circuit-moores-law/

How Moore’s prediction was right, that experience engineers can get with the complex VLSI-based ASIC chip designs. In the present decade, the chip area has shrunk enough and process technology node on which design houses foundries are working is 14 nm and the chip has billions of cells of small silicon die size. With the evolutions in the design and manufacturing technologies; most of the designs are implemented by using Very High-Speed Integrated Circuit Hardware Description Language (VHSICHDL) or using Verilog. The evolution in the EDA industry has opened up new efficient path ways for the design engineers to complete the milestones in less time.

As shown in Fig.2 most of the designs have various abstraction levels. The design approach can be top-down or bottom-up. The implementation team takes decision about the right approach depending on the design complexity and availability of design resources. Most of the complex designs are using the top-down approach instead of bottom-up approach. The design is described as functional model initially and the architecture and micro-architecture of the design is described by understanding the functional design specifications. Architecture design involves the estimation of the memory processor logic and throughput with associative glue logic and functional design requirements. Architecture design is in the form of functional blocks and represents the functionality of design in the block diagram form. The micro-architecture is the detailed representation of every architecture block and it describes the block and sub block level details, interface and pin connections, and hierarchical design details. The information about synchronous or asynchronous designs and clock and reset trees can be also described in the micro-architecture document. RTL stands for Register Transfer Level. RTL design uses micro-architecture as reference design document and design can be coded using Verilog RTL for the required design functionality. The efficient design and coding guidelines at this stage plays important role and efficient RTL reduces the overall time requirement during the implementation phase. The outcome of RTL design is gate level netlist. Gate level netlist is the output from the RTL design stage after performing RTL synthesis and it is representation of the functional design in the form of combinational and sequential logic cells. Finally, the switch level design is the abstraction used at the layout to represent the design in the form of switches. PMOS, NMOS, and CMOS.

   Fig. 2: Vaibbhav Taraate (auth.) - Digital Logic Design Using Verilog_ Coding and RTL Synthesis



Connect with me 




Comments

  1. Anonymous26 June 2021 at 03:22

    Moore law will definately creating war in the world.

    ReplyDelete
  2. Anonymous27 June 2021 at 06:02

    Moore's is past Elon musk he just suggested incremental law so semiconductor is brighter day by day.

    ReplyDelete
  3. Anonymous28 June 2021 at 10:10

    Moore's law only has source of motivation in semiconductor industry.

    ReplyDelete
  4. Anonymous29 June 2021 at 10:23

    Moore's law has energy of semiconductor but Moore's just forgot to put limit.

    ReplyDelete

Post a Comment

Popular posts from this blog

Signal Electromigration (Signal EM): Violations, Examples, and Practical Fixes

  Hello Dear Readers,   Today in this post, I will provide some deep insight into the Signal Electromigration (Signal EM): Violations, Examples, and Practical Fixes. 1. Introduction: As technology nodes shrink into the deep‑submicron and nanometer regime (7nm, 5nm, 3nm and beyond), electromigration (EM) has become a first‑order reliability concern—not only for power/ground (PG) networks but also for signal nets. Signal EM failures are often underestimated because signal currents are transient and bidirectional. However, with higher switching activity, tighter metal pitches, thinner wires, and aggressive timing closure, signal EM can cause latent or early‑life failures if not addressed properly. This article explains: What Signal EM is and how it differs from PG EM Typical Signal EM violation scenarios Detailed, practical examples Root causes behind each violation Proven solutions and best practices to fix and prevent Signal EM issues 2. What is Signal Electromigration: El...
Post a Comment
Read more

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more

Power Analysis in the VLSI Chip Design

  Hello Dear Readers,   Today in this series of posts I will provide some deep insight into Power Analysis in the VLSI Chip Design. The power analysis flow calculates (estimates of) the active and static leakage power dissipation of the SoC design. This electrical analysis step utilizes the detailed extraction model of the block and global SoC layouts. The active power estimates depend on the availability of switching factors for all signals in the cell netlist. Representative simulation test cases are applied to the netlist model, and the signal value change data are recorded. The output data from the power analysis flow guide the following SoC tape out release assessments:  Total SoC power specification (average and standby leakage): The specification for SoC power is critical for package selection and is used by end customers for thermal analysis of the product enclosure. In addition to the package technology selection, the SoC power dissipation is used to ev...
5 comments
Read more