Skip to main content

Physical Design Methodology Engineer at Texas Instruments

  Hello Dear Readers, Texas Instruments Bangalore has a vacancy for the Physical Design Engineer role. We need an Physical Design Methodology Engineer to join our ATD team. The candidate should have a strong background in back-end design of ASIC/SoC chips. The ideal candidate will have a bachelor’s or master’s degree in Electrical Engineering or a related field. Requirements: 1 - 2 Years of experience in physical design Bachelor’s or master’s degree in Electrical/Electronics Engineering or a related field Strong understanding of physical design principles Must know the basics of floorplan, placement, CTS, routing, ECO, Physical Verification Proficiency in back-end design tools, such as Cadence Genus/Innovus/Tempus/Voltus Excellent problem-solving skills and attention to detail Effective communication and collaboration skills Responsibilities: Synthesis to GDSII Perform full Physical design flow and its verification Work closely with Digital Design and DFT engineers Ensure...
Post a Comment

Verilog Code of 4bit BCD Adder Using Full Adder

 Hello Dear Readers,

Today in this post I will be providing you a complete Verilog code of 4 Bit BCD Adder using the Full Adder instant model. So before the start, the code keep in mind the algorithms for the BCD adder is if the additional sum is greater than 9 will become up then we add 6 on it to make a valid BCD number so here in my code I have used this algorithm so keep in mind.

Verilog Code:

module bcd_4bit(input [3:0] x,y,input cy_in,output [3:0] sum,output carry,output [4:0] bcd_sum);

add4 a1 (carry,sum,x,y,cy_in);
assign bcd_sum=carry==1?{carry,(sum+4'b0110)}:sum;
endmodule

module add4(cy4,sum,x,y,cy_in
    );
input [3:0] x,y;
input cy_in;
output [3:0] sum;
output cy4;
wire [2:0] carry_out;
add b0(carry_out[0],sum[0],x[0],y[0],cy_in);
add b1(carry_out[1],sum[1],x[1],y[1],carry_out[0]);
add b2(carry_out[2],sum[2],x[2],y[2],carry_out[1]);
add b3(cy4,sum[3],x[3],y[3],carry_out[2]);
endmodule

module add(carry_out,sum,a,b,cy_in
    );
input a,b,cy_in;
output carry_out,sum;
sum s1(sum,a,b,cy_in);
carry c1(carry_out,a,b,cy_in);
endmodule

module sum(sum,a,b,cy_in
    );
input a,b,cy_in;
output sum;
wire t1;
xor g1(t,a,b);
xor g2(sum,t,cy_in);
endmodule

module carry(cy4,a,b,cy_in
    );
input a,b,cy_in;
output cy4;
wire w1,w2,w3;
and g3(w1,a,b);
and g4(w2,b,cy_in);
and g5(w3,a,cy_in);
or g6(cy4,w1,w2,w3);
endmodule

Simulational Results:




Labels:

Comments

  1. Anonymous17 March 2021 at 23:49

    Thanks sir it will be helpful me to design 16 bit BCD adder.

    ReplyDelete
  2. Anonymous23 March 2021 at 20:26

    Great post I hope you enjoying by writing it is really hard specifically current time ☺️☺️☺️☺️

    ReplyDelete
    Replies
    1. ELECTRONICS AND COMMUNICATION HUBS23 March 2021 at 20:30

      Thanks for understanding I am motivating by people's like you to write more and more so keep it up from yourside also.

      Delete
    2. Anonymous23 March 2021 at 20:46

      Yes bro yes I am regularly read your post.

      Delete
  3. Anonymous7 April 2021 at 22:29

    Good post bro which college is prefer for VLSI can you guide me.
    Thanks in advance

    ReplyDelete

Post a Comment

Popular posts from this blog

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Enc...
Post a Comment
Read more

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or...
Post a Comment
Read more

Best Book for Designing Microarchitecture of Microprocessor Using Verilog HDL

  Hello Dear Readers, Currently, after succeeding in many topics now I starting to provide technical book reviews which were I have completed and still read books always. So let us start today's book review. Book Name:   Computer Principles and Design in Verilog  HDL Description:  Uses Verilog HDL to illustrate computer architecture and microprocessor design, allowing readers to readily simulate and adjust the operation of each design, and thus build industrially relevant skills Introduces the computer principles, computer design, and how to use Verilog HDL (Hardware Description Language) to implement the design Provides the skills for designing processor/arithmetic/cpu chips, including the unique application of Verilog HDL material for CPU (central processing unit) implementation Despite the many books on Verilog and computer architecture and microprocessor design, few, if any, use Verilog as a key tool in helping a student to understand these design techniques...
3 comments
Read more