Hello Dear Readers, Texas Instruments Bangalore has a vacancy for the Physical Design Engineer role. We need an Physical Design Methodology Engineer to join our ATD team. The candidate should have a strong background in back-end design of ASIC/SoC chips. The ideal candidate will have a bachelor’s or master’s degree in Electrical Engineering or a related field. Requirements: 1 - 2 Years of experience in physical design Bachelor’s or master’s degree in Electrical/Electronics Engineering or a related field Strong understanding of physical design principles Must know the basics of floorplan, placement, CTS, routing, ECO, Physical Verification Proficiency in back-end design tools, such as Cadence Genus/Innovus/Tempus/Voltus Excellent problem-solving skills and attention to detail Effective communication and collaboration skills Responsibilities: Synthesis to GDSII Perform full Physical design flow and its verification Work closely with Digital Design and DFT engineers Ensure...
Hello Dear Readers, Currently at Cadence Noida vacancy for the intern-WFO role. Educational Qualifications : BE/B.Tech Or ME/M.Tech Tenure: 11 months Responsibilities: Interns at Cadence play a crucial role in bringing new creative ideas to Cadence and helping us in our pursuit to solve cutting-edge technical challenges. Interns are part of project teams and are expected to learn the respective tools, flow & associated technologies on the job. The interns are assigned a mentor/manager who continually helps and guides them during this learning process. During this training, the interns get an opportunity to work on multiple live assignments to learn the workings of the actual tool. They also get to learn the nuances of working in a team and the corporate world. From the first day at Cadence, the interns are expected to develop high performance capabilities. They are encouraged and supported to take charge of their learning and leverage this opportunity fully to le...