Skip to main content

Posts

Product Engineer II at Cadence Design Systems

Hello Dear Readers, Cadence Design Systems has a vacancy for a Product Engineer II role. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.  Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. The Cadence Advantage: The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recog...
Post a Comment
Read more

Architecting Speed in FPGA

  Hello Dear Readers,   Today in this post we will discuss how the architecting speed inside will be changing by writing efficient RTL coding. Sophisticated tool optimizations are often not good enough to meet most design constraints if an arbitrary coding style is used. Here we will discuss the first of three primary physical characteristics of a digital design speed and also discuss methods for architectural optimization in an FPGA. There are three primary definitions of speed depending on the context of the problem: throughput, latency, and timing. In the context of processing data in an FPGA, throughput refers to the amount of data that is processed per clock cycle. A common metric for throughput in bits per second. Latency refers to the time between data input and processed data output. The typical metric for latency will be time or clock cycles. Timing refers to the logic delays between sequential elements. When we say a design does not “meet timing,” we mean that the de...
6 comments
Read more

STANDARD CELL LIBRARY LAYOUT DESIGN - PART-2

  Hello Dear Readers,   Today in this second post we will discuss further standard cells. A standard cell consists of a set of transistors and their connections which implements a boolean logic or a storage function. Although it is possible to generate any boolean function using only a NAND (or a NOR) gate, the designs will be more area effective by including other logical gates in the library. The elementary gates such as Buffer, Inverter, NAND, NOR, XOR, and memory cells are often found in any standard library while the rich and fancy libraries contain additional gates with higher complexity such as adders and multipliers. The initial design of a standard cell begins with implementing the functionality of the Cell at the transistor level. The schematic view of a cell is used for this purpose. In addition, schematic views are widely used for simulating and debugging circuits. The schematic of a cell can be represented by symbol view which consists of the input and output port...
7 comments
Read more

STANDARD CELL LIBRARY LAYOUT DESIGN - PART-1

   Hello Dear Readers,   Today in this entire series I will give you an idea about how the standard cells library which included layout design of the basics all the gates and circuits is formed. The growing demand for the integration of systems with the maximum possible functionality by combining high performance with a tolerable amount of power dissipation has been driving the development and the modeling of CMOS transistor technologies, especially with the growth of the embedded and portable devices market. The need for integration of more and more components onto a single chip, by improving performance with reasonable energy loss, motivated the migration to the deep sub-micron regime. The key success factor for the rapid growth of the integrated system is the use of ASIC library for various system functions. It consists of pre-designed and pre-verified logic blocks that help designers to shorten product development time and manage the complexity of a chip having millio...
5 comments
Read more

Modelling of Binary Encoding, Gray Encoding and One-hot encoding FSM using Verilog HDL

Hello Dear Readers,   Today, I will explain how binary, gray, one-hot encoding FSM design using Verilog HDL. 1). Binary Encoding: Binary encoding style can be used if the area requirement is a constraint on the design. In this encoding style state parameters for the binary encoding are represented in the binary format. Two-Bit Binary Up-Counter FSM: Two-bit binary counter FSM is described below, the number of states is equal to 4 and it needs four state variables ‘s0,’ ‘s1,’ ‘s2,’ and ‘s3.’ The number of flip-flops used to represent the functionality of the counter is equal to 2. The state transition table and the state transition diagram is shown in Fig.1 and Fig.2. The transition from one state to another state occurs on the positive edge of the clock. The default state is ‘s0’ and it is the reset state. So outcome is Moore machine as the output is a function of the current state only. Fig.1 State Transition Table Fig.2 State Diagram Verilog Code: module binary_cou...
7 comments
Read more