Hello Dear Readers, Texas Instruments Bangalore has a vacancy for the Physical Design Engineer role. We need an Physical Design Methodology Engineer to join our ATD team. The candidate should have a strong background in back-end design of ASIC/SoC chips. The ideal candidate will have a bachelor’s or master’s degree in Electrical Engineering or a related field. Requirements: 1 - 2 Years of experience in physical design Bachelor’s or master’s degree in Electrical/Electronics Engineering or a related field Strong understanding of physical design principles Must know the basics of floorplan, placement, CTS, routing, ECO, Physical Verification Proficiency in back-end design tools, such as Cadence Genus/Innovus/Tempus/Voltus Excellent problem-solving skills and attention to detail Effective communication and collaboration skills Responsibilities: Synthesis to GDSII Perform full Physical design flow and its verification Work closely with Digital Design and DFT engineers Ensure...
Hello Dear Readers,
Currently, at Baya Systems, there is a vacancy for a Physical Design Engineer role.
About the role: We are seeking a seasoned Physical Design Engineer with a strong background in all aspects of Physical Design and Implementation flows. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our solutions
Responsibilities:
- Own RTL to GDS physical implementation flows for synthesis, floor-planning, place and route, clock tree synthesis, timing & power closure, EM/IR, PDV and final PD sign off
- Own physical design & implementation of high-performance designs from block level to system level components
- Deep collaboration with Micro-architects to explore performance, power and area trade-offs for high performance and low power designs
- Physical implementation feasibility studies and design recommendations for best PPA
- Develop methodologies and recipes for various stages of physical implementation
- Perform various physical design validation (PDV) flows for Timing, Power, EM/IR, etc. to ensure physical design quality
- Perform design rule checking (DRC), (LVS) checks, and other physical verification tasks
Qualifications:
- BS, MS in Electrical Engineering or Computer Engineering or related degree
- Experience in all aspects of physical design including synthesis, floor planning, place & route, timing & power closure, EM/IR, physical design validation, etc
- Experience with synthesis, place & route, static timing analysis and PDV tools
- Experience in implementing clock trees and power grids
- Experience with scripting for physical design flow automation
- Experience with Synopsys Design Compiler, Prime Time, ICC, Fusion Compiler etc.
- Good knowledge of high-performance and low-power microarchitecture and logic design principles
- Understanding of modern (sub 7nm) sub-micron technology nodes and device physics
- Basic knowledge of System/SoC Architecture and System Verilog RTL coding
- Strong communication and collaboration skills
Comments
Post a Comment