Hello Dear Readers, Texas Instruments Bangalore has a vacancy for the Physical Design Engineer role. We need an Physical Design Methodology Engineer to join our ATD team. The candidate should have a strong background in back-end design of ASIC/SoC chips. The ideal candidate will have a bachelor’s or master’s degree in Electrical Engineering or a related field. Requirements: 1 - 2 Years of experience in physical design Bachelor’s or master’s degree in Electrical/Electronics Engineering or a related field Strong understanding of physical design principles Must know the basics of floorplan, placement, CTS, routing, ECO, Physical Verification Proficiency in back-end design tools, such as Cadence Genus/Innovus/Tempus/Voltus Excellent problem-solving skills and attention to detail Effective communication and collaboration skills Responsibilities: Synthesis to GDSII Perform full Physical design flow and its verification Work closely with Digital Design and DFT engineers Ensure...
Hello Dear Readers,
Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role.
Job Description:- B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design
- Experience in physical design of high performance design with frequencies > 2 Ghz.
- Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains.
- Strong skills with Cadence Encounter.
- Solid understanding of STA and timing constraints.
- Experienced in working on advanced process nodes (16nm).
- Strong expertise in Physical Verification to debug LVS/DRC issues at the block level.
Requirement:
- B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design
- Experience in physical design of high performance design with frequencies > 2 Ghz.
- Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains.
- Strong skills with Cadence Encounter.
- Solid understanding of STA and timing constraints.
- Experienced in working on advanced process nodes (16nm).
- Strong expertise in Physical Verification to debug LVS/DRC issues at block level.
Comments
Post a Comment