Hello Dear Readers, At Applied Materials Bangalore, there is a vacancy for a Physical Design/PDK methodology Engineer role. Applied Materials is a global leader in materials engineering solutions used to produce virtually every new chip and advanced display in the world. We design, build and service cutting-edge equipment that helps our customers manufacture display and semiconductor chips – the brains of devices we use every day. As the foundation of the global electronics industry, Applied enables the exciting technologies that literally connect our world – like AI and IoT. If you want to push the boundaries of materials science and engineering to create next generation technology, join us to deliver material innovation that changes the world. Key Responsibility: Expertise in PDK enablement and library validation/automation. Hands-on experience with LVS/Parasitic extraction/standard cell characterization flows and methodologies Design/System level experience with DTCO and ...
Hello Dear Readers,
Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role.
Job Description:- B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design
- Experience in physical design of high performance design with frequencies > 2 Ghz.
- Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains.
- Strong skills with Cadence Encounter.
- Solid understanding of STA and timing constraints.
- Experienced in working on advanced process nodes (16nm).
- Strong expertise in Physical Verification to debug LVS/DRC issues at the block level.
Requirement:
- B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design
- Experience in physical design of high performance design with frequencies > 2 Ghz.
- Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains.
- Strong skills with Cadence Encounter.
- Solid understanding of STA and timing constraints.
- Experienced in working on advanced process nodes (16nm).
- Strong expertise in Physical Verification to debug LVS/DRC issues at block level.
Comments
Post a Comment