Skip to main content

Design Engineer - STA, SD, Power, PDN at Dew Software

Hello Dear Readers,   Currently at Dew Software Bangalore vacancy for Design Engineer - STA, SD, Power, PDN role. Dew Software, a leading player in the Digital Transformation space, is seeking a skilled Design Engineer specializing in STA (Static Timing Analysis), SD (Signal Integrity), Power, and PDN (Power Delivery Network) to join our team. Working with Fortune 500 companies to support their digital innovation and transformation strategies, the Design Engineer will be responsible for ensuring the integrity and efficiency of digital designs through comprehensive analysis and optimization. Dew Software is dedicated to delivering exceptional outcomes with cutting-edge technologies, and this is an excellent opportunity to contribute to the growth and success of our clients. Responsibilities: Perform STA (Static Timing Analysis) to ensure design meets timing requirements Conduct signal integrity analysis to optimize signal integrity and minimize signal integrity issues Provide power anal

FPGA Design Engineer at Bellatrix Aerospace

Hello Dear Readers,

Currently, at Bellatrix Aerospace vacancy for an FPGA Engineer role.

Bellatrix Aerospace is an In-Space Mobility company developing new-age technologies that shape the future of our industry. We specialize in the development and production of propulsion systems and in-orbit transportation solutions. Our work has won two National Awards and backing of the government and many marque investors.


At Bellatrix, we strive to create an environment that rewards creativity, performance and perseverance. At the same time, we also understand that failures are steppingstones to success on a journey to create something that never existing. In other words, our culture is fueled by intellectual curiosity, and our team takes pride in creating technologies that impact India and the world, growing together and achieving their goals each day. 


Job Description:

End-to-end realization of spacecraft embedded systems based on FPGAs including following activities:

1. Design and Development: Develop FPGA designs for all major vendors and device families including Xilinx, Altera, Lattice, and Microsemi (Microchip). Designs are implemented using VHDL and support the full product lifecycle.

2. Verification: Create self-checking and reusable testbenches from scratch. Utilize modern verification methodologies including UVM and assertion-based techniques.

3. Integration: Integrate custom VHDL and Verilog code with third-party IP. Debug and resolve hardware bugs and interoperability issues.

4. Testing and Validation: Perform RTL design and simulation. Conduct timing analysis and closure at the system level.

5. Documentation: Document all aspects of the design process. Create design specifications and theory of operation documentation.

6. Other Responsibilities:

  • Identification of realization plan including prototyping, fabrication, and testing activities.
  • Interactions and technical co-ordination with systems, mechanical, power electronics, embedded electronics, and software team members.
  • Interactions with vendors and coordination with purchase team to procure the required components within stipulated schedule.
  • Conducting functional (both mechanical and electrical-electronic aspects), EMI-EMC tests.
  • Participating in environmental qualification tests.

Key Requirements and Skills:

  • Bachelor's/Master's in Electronics and Communications Engineering or any other relevant field.
  • 2+ Years (Bachelor’s)/1+ Years (Master’s) of experience working on FPGA based embedded systems.
  • Proficiency in hardware description languages such as VHDL, Verilog, and System Verilog for design and verification.
  • Familiarity with FPGA design tools like Xilinx Vivado, Altera Quartus, and ModelSim.
  • Strong understanding of digital design principles, including knowledge of state machines, data flow, system timing, and synchronization.
  • Experience with modern verification methodologies like UVM and assertion-based techniques.
  • Capability of performing RTL design, simulation, and system-level timing analysis.
  • Strong debugging skills to resolve complex hardware and software issues.
  • Good understanding of high-speed serial protocols like PCIe, Ethernet, and HDMI, and memory interfaces like DDR3/DDR4.
  • Additional expertise in C/C++ and/or python programming is desired
  • Strong verbal and written communication skills.
  • Ability to work independently and in collaboration with own team and cross-functional teams

Apply Here

Comments

Popular posts from this blog

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid

Power Analysis in the VLSI Chip Design

  Hello Dear Readers,   Today in this series of posts I will provide some deep insight into Power Analysis in the VLSI Chip Design. The power analysis flow calculates (estimates of) the active and static leakage power dissipation of the SoC design. This electrical analysis step utilizes the detailed extraction model of the block and global SoC layouts. The active power estimates depend on the availability of switching factors for all signals in the cell netlist. Representative simulation test cases are applied to the netlist model, and the signal value change data are recorded. The output data from the power analysis flow guide the following SoC tape out release assessments:  Total SoC power specification (average and standby leakage): The specification for SoC power is critical for package selection and is used by end customers for thermal analysis of the product enclosure. In addition to the package technology selection, the SoC power dissipation is used to evaluate the die attach ma

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or equivalent degree