Skip to main content

Physical Design Methodology Engineer at Texas Instruments

  Hello Dear Readers, Texas Instruments Bangalore has a vacancy for the Physical Design Engineer role. We need an Physical Design Methodology Engineer to join our ATD team. The candidate should have a strong background in back-end design of ASIC/SoC chips. The ideal candidate will have a bachelor’s or master’s degree in Electrical Engineering or a related field. Requirements: 1 - 2 Years of experience in physical design Bachelor’s or master’s degree in Electrical/Electronics Engineering or a related field Strong understanding of physical design principles Must know the basics of floorplan, placement, CTS, routing, ECO, Physical Verification Proficiency in back-end design tools, such as Cadence Genus/Innovus/Tempus/Voltus Excellent problem-solving skills and attention to detail Effective communication and collaboration skills Responsibilities: Synthesis to GDSII Perform full Physical design flow and its verification Work closely with Digital Design and DFT engineers Ensure...
Post a Comment

VLSI &Embedded Systems Design Engineer at Garudaven Private Limited

Hello Dear Readers,

Currently, at Garudaven Private Limited vacancy for a VLSI &Embedded Systems Design Engineer role.

Garudaven is a technology-driven company that offers tailored IT solutions to meet the unique needs of each client. Our suite of services encompasses everything from digital transformation and cloud services to cybersecurity and IT consulting. Our goal is twofold: To stay ahead of the curve in a constantly evolving tech landscape and to empower our clients with state-of-the-art IT solutions. We work with startups, established enterprises and organizations that are looking for a partner in success. We are located in Bengaluru, India.

Role Description:
This is a full-time on-site role located in Bengaluru for a VLSI & Embedded Systems Engineer. The engineer will specialize in designing complex circuits and embedded systems that meet performance, power, area, and reliability objectives, as well as developing advanced techniques for debugging and bringing up new silicon. The successful candidate will collaborate with cross-functional teams, manage complex designs, and report to project managers, attending regular design reviews and interacting with different teams to ensure that the product meets specifications.

Qualifications:
  • Bachelor's or Master's degree in Electrical Engineering or Computer Science
  • Demonstrable experience in working with ASIC/FPGA design/validation/verification, schematic design, simulation, hardware/software debugging, and design documentation
  • Excellent knowledge of digital signal processing, micro-architecture design, and system-on-chip (SoC) design flows, including RTL design in Verilog/VHDL, synthesis, place and route, and static timing analysis (STA)
  • Proficiency in programming languages such as C/C++, scripting languages such as TCL/Perl, and industry-standard CAD tools such as Synopsys, Cadence, and Mentor Graphics
  • Strong problem-solving skills, analytical thinking, and attention to detail
  • Ability to work independently and as part of a team, and manage multiple priorities in a fast-paced environment
  • Excellent verbal and written communication skills in English
  • Experience with SoC design in the areas of multimedia, image processing, or machine learning is a plus

   


Apply Here

Comments

Post a Comment

Popular posts from this blog

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Enc...
Post a Comment
Read more

Best Book for Designing Microarchitecture of Microprocessor Using Verilog HDL

  Hello Dear Readers, Currently, after succeeding in many topics now I starting to provide technical book reviews which were I have completed and still read books always. So let us start today's book review. Book Name:   Computer Principles and Design in Verilog  HDL Description:  Uses Verilog HDL to illustrate computer architecture and microprocessor design, allowing readers to readily simulate and adjust the operation of each design, and thus build industrially relevant skills Introduces the computer principles, computer design, and how to use Verilog HDL (Hardware Description Language) to implement the design Provides the skills for designing processor/arithmetic/cpu chips, including the unique application of Verilog HDL material for CPU (central processing unit) implementation Despite the many books on Verilog and computer architecture and microprocessor design, few, if any, use Verilog as a key tool in helping a student to understand these design techniques...
3 comments
Read more

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more