Skip to main content

Design Engineer - STA, SD, Power, PDN at Dew Software

Hello Dear Readers,   Currently at Dew Software Bangalore vacancy for Design Engineer - STA, SD, Power, PDN role. Dew Software, a leading player in the Digital Transformation space, is seeking a skilled Design Engineer specializing in STA (Static Timing Analysis), SD (Signal Integrity), Power, and PDN (Power Delivery Network) to join our team. Working with Fortune 500 companies to support their digital innovation and transformation strategies, the Design Engineer will be responsible for ensuring the integrity and efficiency of digital designs through comprehensive analysis and optimization. Dew Software is dedicated to delivering exceptional outcomes with cutting-edge technologies, and this is an excellent opportunity to contribute to the growth and success of our clients. Responsibilities: Perform STA (Static Timing Analysis) to ensure design meets timing requirements Conduct signal integrity analysis to optimize signal integrity and minimize signal integrity issues Provide power anal
Post a Comment

VLSI &Embedded Systems Design Engineer at Garudaven Private Limited

Hello Dear Readers,

Currently, at Garudaven Private Limited vacancy for a VLSI &Embedded Systems Design Engineer role.

Garudaven is a technology-driven company that offers tailored IT solutions to meet the unique needs of each client. Our suite of services encompasses everything from digital transformation and cloud services to cybersecurity and IT consulting. Our goal is twofold: To stay ahead of the curve in a constantly evolving tech landscape and to empower our clients with state-of-the-art IT solutions. We work with startups, established enterprises and organizations that are looking for a partner in success. We are located in Bengaluru, India.

Role Description:
This is a full-time on-site role located in Bengaluru for a VLSI & Embedded Systems Engineer. The engineer will specialize in designing complex circuits and embedded systems that meet performance, power, area, and reliability objectives, as well as developing advanced techniques for debugging and bringing up new silicon. The successful candidate will collaborate with cross-functional teams, manage complex designs, and report to project managers, attending regular design reviews and interacting with different teams to ensure that the product meets specifications.

Qualifications:
  • Bachelor's or Master's degree in Electrical Engineering or Computer Science
  • Demonstrable experience in working with ASIC/FPGA design/validation/verification, schematic design, simulation, hardware/software debugging, and design documentation
  • Excellent knowledge of digital signal processing, micro-architecture design, and system-on-chip (SoC) design flows, including RTL design in Verilog/VHDL, synthesis, place and route, and static timing analysis (STA)
  • Proficiency in programming languages such as C/C++, scripting languages such as TCL/Perl, and industry-standard CAD tools such as Synopsys, Cadence, and Mentor Graphics
  • Strong problem-solving skills, analytical thinking, and attention to detail
  • Ability to work independently and as part of a team, and manage multiple priorities in a fast-paced environment
  • Excellent verbal and written communication skills in English
  • Experience with SoC design in the areas of multimedia, image processing, or machine learning is a plus

   


Apply Here

Comments

Post a Comment

Popular posts from this blog

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid
Post a Comment
Read more

Power Analysis in the VLSI Chip Design

  Hello Dear Readers,   Today in this series of posts I will provide some deep insight into Power Analysis in the VLSI Chip Design. The power analysis flow calculates (estimates of) the active and static leakage power dissipation of the SoC design. This electrical analysis step utilizes the detailed extraction model of the block and global SoC layouts. The active power estimates depend on the availability of switching factors for all signals in the cell netlist. Representative simulation test cases are applied to the netlist model, and the signal value change data are recorded. The output data from the power analysis flow guide the following SoC tape out release assessments:  Total SoC power specification (average and standby leakage): The specification for SoC power is critical for package selection and is used by end customers for thermal analysis of the product enclosure. In addition to the package technology selection, the SoC power dissipation is used to evaluate the die attach ma
5 comments
Read more

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or equivalent degree
Post a Comment
Read more