Skip to main content

Design Engineer - STA, SD, Power, PDN at Dew Software

Hello Dear Readers,   Currently at Dew Software Bangalore vacancy for Design Engineer - STA, SD, Power, PDN role. Dew Software, a leading player in the Digital Transformation space, is seeking a skilled Design Engineer specializing in STA (Static Timing Analysis), SD (Signal Integrity), Power, and PDN (Power Delivery Network) to join our team. Working with Fortune 500 companies to support their digital innovation and transformation strategies, the Design Engineer will be responsible for ensuring the integrity and efficiency of digital designs through comprehensive analysis and optimization. Dew Software is dedicated to delivering exceptional outcomes with cutting-edge technologies, and this is an excellent opportunity to contribute to the growth and success of our clients. Responsibilities: Perform STA (Static Timing Analysis) to ensure design meets timing requirements Conduct signal integrity analysis to optimize signal integrity and minimize signal integrity issues Provide power anal
Post a Comment

Associate Digital Design Engineer at Analog Devices

Hello Dear Readers,

Currently, at Analog Devices vacancy for an Associate Digital Design Engineer role.

Analog Devices, Inc. is a leading global high-performance analog technology company dedicated to solving our customers' most complex engineering challenges. We play a critical role at the intersection of the physical and digital world by providing the building blocks to sense, measure, interpret, connect, and power devices and systems. We design, manufacture, test, and market a broad portfolio of solutions, including integrated circuits (ICs), software and subsystems that leverage high-performance analog, mixed-signal and digital signal processing technologies. We embrace a culture of innovation and collaboration to push the state of the art.

Digital IC Design at ADI:

ADI has long been considered the industry leader in high performance analog/mixed signal semiconductors, and we specialize in bridging the real word to the digital world: what is increasingly referred to by the technical community as “the edge”. Our Digital Design engineers are responsible for developing digital designs that will meet all specifications, work flawlessly in a product team’s system and be optimally manufacturable and testable.

Position Overview:

The Digital Business Unit is seeking a motivated, experienced Associate Digital Design Engineer to provide support to our Processor Business Unit (PBU) located at ADI’s Bangalore site, in India. The Processor BU is a growing group of creative, focused engineers developing next-generation processor platforms for intelligent edge applications. These platforms range from ultra-low power sensor MCUs, and real-time signal chain processors for control systems to application stack processors running Linux. Come be a part of a highly skilled team with many opportunities for career growth.

Role & Responsibilities:

Design activities including research, definition, design, simulation, and release to production of integrated circuits

  • Supporting product definition teams to develop product requirements and specifications
  • Analyzing and developing chip architectures to meet required compliance and performance
  • Authoring system architecture and circuit documentation
  • Perform RTL design of block level modules
  • Perform basic simulation at block or SoC levels
  • Defining system and block level test plans
  • Support characterization and validation of circuit performance in the lab

Required Skills/Experience:

  • Write reusable RTL code, follow design and DFT guidelines
  • Run digital simulations using industry standard tools
  • Strong background in processor design preferred
  • Have familiarity with System Verilog for verification, OVM/UVM, assertions, cover points
  • Exposure to physical design and timing closure
  • Hands-on IC design experience
  • Superior analytical and problem-solving skills
  • Ability to self-manage and meet deadlines
  • Strong verbal and written communication skills
  • Ability to work in teams and collaborate cross functionally

Minimum Qualifications:

  • Bachelor or master’s degree in Electronics Engineering/Electrical engineering/Computers or in relevant domain
  • 1-2 years relevant experience in RTL Digital Design



   

Comments

Post a Comment

Popular posts from this blog

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid
Post a Comment
Read more

Power Analysis in the VLSI Chip Design

  Hello Dear Readers,   Today in this series of posts I will provide some deep insight into Power Analysis in the VLSI Chip Design. The power analysis flow calculates (estimates of) the active and static leakage power dissipation of the SoC design. This electrical analysis step utilizes the detailed extraction model of the block and global SoC layouts. The active power estimates depend on the availability of switching factors for all signals in the cell netlist. Representative simulation test cases are applied to the netlist model, and the signal value change data are recorded. The output data from the power analysis flow guide the following SoC tape out release assessments:  Total SoC power specification (average and standby leakage): The specification for SoC power is critical for package selection and is used by end customers for thermal analysis of the product enclosure. In addition to the package technology selection, the SoC power dissipation is used to evaluate the die attach ma
5 comments
Read more

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or equivalent degree
Post a Comment
Read more