Skip to main content

RTL Design Engineer at Skyroot Aerospace

Hello, Dear Readers, Skyroot Aerospace has a vacancy for the RTL Design Engineer role. About Skyroot Aerospace: A cutting-edge startup founded by ex-ISRO scientists. Dedicated to affordable space access, we're rewriting aerospace technology rules. Our dynamic team fosters inventiveness, collaboration, and relentless excellence. Join us on a transformative journey to redefine space possibilities. Welcome to the forefront of space innovation with Skyroot Aerospace! Purpose of role: Understand architectural requirements and Design micro-architecture, implement design blocks using VHDL/Verilog for FPGA based Avionics packages for orbital launch vehicles and ground infrastructure. Job Requirements: 2+ Years of RTL and system design experience. Strong knowledge on Digital System Design (DSD). Strong knowledge of RTL/SoC design/integration with VHDL/Verilog. Strong knowledge in problem solving and debugging skills. Ability to understand architectural requirements and Design micro-archite...
Post a Comment

Associate Digital Design Engineer at Analog Devices

Hello Dear Readers,

Currently, at Analog Devices vacancy for an Associate Digital Design Engineer role.

Analog Devices, Inc. is a leading global high-performance analog technology company dedicated to solving our customers' most complex engineering challenges. We play a critical role at the intersection of the physical and digital world by providing the building blocks to sense, measure, interpret, connect, and power devices and systems. We design, manufacture, test, and market a broad portfolio of solutions, including integrated circuits (ICs), software and subsystems that leverage high-performance analog, mixed-signal and digital signal processing technologies. We embrace a culture of innovation and collaboration to push the state of the art.

Digital IC Design at ADI:

ADI has long been considered the industry leader in high performance analog/mixed signal semiconductors, and we specialize in bridging the real word to the digital world: what is increasingly referred to by the technical community as “the edge”. Our Digital Design engineers are responsible for developing digital designs that will meet all specifications, work flawlessly in a product team’s system and be optimally manufacturable and testable.

Position Overview:

The Digital Business Unit is seeking a motivated, experienced Associate Digital Design Engineer to provide support to our Processor Business Unit (PBU) located at ADI’s Bangalore site, in India. The Processor BU is a growing group of creative, focused engineers developing next-generation processor platforms for intelligent edge applications. These platforms range from ultra-low power sensor MCUs, and real-time signal chain processors for control systems to application stack processors running Linux. Come be a part of a highly skilled team with many opportunities for career growth.

Role & Responsibilities:

Design activities including research, definition, design, simulation, and release to production of integrated circuits

  • Supporting product definition teams to develop product requirements and specifications
  • Analyzing and developing chip architectures to meet required compliance and performance
  • Authoring system architecture and circuit documentation
  • Perform RTL design of block level modules
  • Perform basic simulation at block or SoC levels
  • Defining system and block level test plans
  • Support characterization and validation of circuit performance in the lab

Required Skills/Experience:

  • Write reusable RTL code, follow design and DFT guidelines
  • Run digital simulations using industry standard tools
  • Strong background in processor design preferred
  • Have familiarity with System Verilog for verification, OVM/UVM, assertions, cover points
  • Exposure to physical design and timing closure
  • Hands-on IC design experience
  • Superior analytical and problem-solving skills
  • Ability to self-manage and meet deadlines
  • Strong verbal and written communication skills
  • Ability to work in teams and collaborate cross functionally

Minimum Qualifications:

  • Bachelor or master’s degree in Electronics Engineering/Electrical engineering/Computers or in relevant domain
  • 1-2 years relevant experience in RTL Digital Design



   

Comments

Post a Comment

Popular posts from this blog

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more

Internship - SoC /IP Design at NXP India

Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
Post a Comment
Read more

IC Design Engineer at Broadcom

  Hello Dear Readers, Currently, at Broadcom vacancy for an IC Design Engineer role. Job Description: Candidate would be required to work on various phases of SOC physical design activities. The job will include but not limited to block level – floor-planning, partitioning, placement, clock tree synthesis, route, physical verification (LVS/DRC/ERC/Antenna etc). Should be able to meet congestion, timing and area metrics.  Candidate would be required to do equivalence checks, STA, Crosstalk delay analysis, noise analysis, power optimization. Should be able to implement timing and functional ECOs. Should have excellent problem-solving skill to help through congestion resolution and timing closure. Should have experience formal verification and timing analysis and ECO implementation. Experience with tools such as Innovus/Encounter, ICC, Caliber, LEC, Primetime etc is highly desirable. Candidate should be able to work independently and guide other team members. Should be ...
Post a Comment
Read more