Skip to main content

Design Engineer - STA, SD, Power, PDN at Dew Software

Hello Dear Readers,   Currently at Dew Software Bangalore vacancy for Design Engineer - STA, SD, Power, PDN role. Dew Software, a leading player in the Digital Transformation space, is seeking a skilled Design Engineer specializing in STA (Static Timing Analysis), SD (Signal Integrity), Power, and PDN (Power Delivery Network) to join our team. Working with Fortune 500 companies to support their digital innovation and transformation strategies, the Design Engineer will be responsible for ensuring the integrity and efficiency of digital designs through comprehensive analysis and optimization. Dew Software is dedicated to delivering exceptional outcomes with cutting-edge technologies, and this is an excellent opportunity to contribute to the growth and success of our clients. Responsibilities: Perform STA (Static Timing Analysis) to ensure design meets timing requirements Conduct signal integrity analysis to optimize signal integrity and minimize signal integrity issues Provide power anal
Post a Comment

Digital Design Engineer at Analog Devices

 Hello Dear Readers,

Currently, at Analog Devices Bangalore vacancy for Digital Design Engineer role.

Analog Devices is a global leader in the design and manufacturing of integrated circuits to help solve the toughest engineering challenges. Analog Devices enables our customers to interpret the world around us by intelligently bridging the physical and digital with unmatched technologies that sense, measure and connect. We create innovative solutions to solve design challenges in instrumentation, automation, communications, healthcare, automotive and numerous other industries.

Analog Devices Inc (ADI) is looking for Digital IC Design and Verification Engineers for its Chip Design and development team in Bangalore, India.

The selected students will work on chip development based on ultra-deep submicron semiconductor process technologies. They will be guided and trained by ADI’s experienced design and verification engineers.

Responsibilities:

  • Development of key digital blocks and SoCs.
  • Development of optimal micro-architecture and design by analyzing power, performance and area tradeoffs.
  • Verification of key digital blocks and SoCs in High Speed signal converter /Communication products.
  • Definition of testplan, tests and verification methodology for block and chip-level verification.
  • They will use industry leading CAD tools.
  • Knowledge of Verilog language
  • Knowledge of digital circuit design – combination and sequential
  • Hands on any scripting languages such as perl/phyton
  • Good Analytical skills
  • Should be able to work independently and proactive

 Additional Skills being looked for:

  • System Verilog
  • Any projects on FPGA/matlab would benefit
  • Understanding of signal processing/filtering background
  • Good understanding of ADCs/DACs
  • Basic understanding of pipelining, 8085/any-other-assembly language 
Labels:

Comments

  1. Anonymous12 January 2023 at 19:12

    Is it a job drive or a direct interview?

    ReplyDelete

Post a Comment

Popular posts from this blog

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid
Post a Comment
Read more

Power Analysis in the VLSI Chip Design

  Hello Dear Readers,   Today in this series of posts I will provide some deep insight into Power Analysis in the VLSI Chip Design. The power analysis flow calculates (estimates of) the active and static leakage power dissipation of the SoC design. This electrical analysis step utilizes the detailed extraction model of the block and global SoC layouts. The active power estimates depend on the availability of switching factors for all signals in the cell netlist. Representative simulation test cases are applied to the netlist model, and the signal value change data are recorded. The output data from the power analysis flow guide the following SoC tape out release assessments:  Total SoC power specification (average and standby leakage): The specification for SoC power is critical for package selection and is used by end customers for thermal analysis of the product enclosure. In addition to the package technology selection, the SoC power dissipation is used to evaluate the die attach ma
5 comments
Read more

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or equivalent degree
Post a Comment
Read more