Skip to main content

Product Engineer II at Cadence Design Systems

Hello Dear Readers, Cadence Design Systems has a vacancy for a Product Engineer II role. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.  Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. The Cadence Advantage: The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recog...
Post a Comment

Intern - Physical Design at Global Foundries

 Hello Dear Readers, 

Currently at Global Foundries vacancy for Intern - Physical Design role.

GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets.

Introduction:

  • GLOBALFOUNDRIES is looking for a highly motivated experienced engineer to work on the GTO (Global Tapeout Operations) team as a Frame Design Automation Engineer located in Bangalore, India. 
  • The successful candidate will enjoy a variety of assignments that will include developing automation to generate electrical structures that are also known as Process Control Monitoring (PCM) structures, contributing to test and development efforts for our unique frame software and infrastructure as well as evaluating and optimizing our engineering development processes. 
  • This role requires working with worldwide Frame and other engineers that use semiconductor manufacturing tools (i.e., lithography and metrology) and test tools in our Fabs. 
  • The successful candidate would be delivering products and engaging in continuous process improvement in the increasingly complex world of chip manufacturing by applying Failure Mode and Effect Analysis, structured problem-solving and driving actions to reduce risks.   

Your Job:     

  • Work with RTL to GDS Implementation team on the Synthesis, Place and Route and flow & automation, along with EM/IR drop Analysis along with Physical verification in various technology nodes. 

Required Qualifications:     

  • Pursuing  Bachelor, Masters OR PhD degree in Electronics (Bachelors/Master- 2022 passing out students & PhD Ongoing)
  • Be able to collaborate with program and technical design leads on multiple concurrent projects. 
  • Should have excellent problem solving skills, written & oral communication, teaming & interpersonal skills
  • Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs

   

Preferred Qualifications:

  • Should have good understanding of VLSI Design and CMOS technology
  • Knowledge of the end-to-end Physical design cycles
  • Knowledge in RTL coding process desired. 
  • Good automation and scripting skill


 

Labels:

Comments

  1. Anonymous13 December 2022 at 06:31

    Hello sir I got a call for interview round for this opportunity thanks for your resume building guidance. And let's wait for something great news from my side. Once again thanks you so much.

    ReplyDelete

Post a Comment

Popular posts from this blog

SDC (Synopsys Design Constraints) contents part 4

Today, we will be discussing the remaining constraints mentioned in the SDC, which pertain to timing exceptions and design rules. This is the final part of the SDC contents. This is going to be interesting, especially with multicycle paths. Take time to read and try to comprehend. 10. set_max_transition     By setting max transition value, our design checks that all ports and pins are meeting the specified limits mentioned in SDC. If these are not satisfied then timing report will give DRVs (design rule violations) in terms of slack. This is specified as               set_max_transition 0.5  UBUF1/A setting maximum limit of 500ps on pin A of Buffer1. 11. set_max_capacitance     This is same as max transition, setting the maximum capacitance value. if our design not meeting this value then violation will occur. This will also reports under design rule violations in terms of slack.     set_max_capacitance 0.7 [all_...
1 comment
Read more

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Enc...
Post a Comment
Read more

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or...
Post a Comment
Read more