Skip to main content

SRAM/Memory CAD Engineer at Qualcomm

  Hello Dear Readers, Qualcomm Bangalore currently has a vacancy for an SRAM/Memory CAD Engineer. As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,  Digital/Analog/RF/optical  systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronic...
Post a Comment

VLSI Digital Design Engineer at InnoPhase, Inc.

  Hello Dear Readers,

Currently, InnoPhase Bangalore has a vacancy for a VLSI Digital Design Engineer role.

INNOPHASE is a rapidly growing pre-IPO communications semiconductor company with headquarters in San Diego, CA, and advanced design centers in Irvine, CA, San Jose, CA, and Bangalore, India. We are pioneering a revolutionary 5G platform that will transform cellular network deployments.  Utilizing our breakthrough, patented, wireless technology we are bringing to market a portfolio of SoCs and solutions with a unique value proposition for 5G applications.

As a VLSI Design Engineer, you will be collaborating with a team of design engineers to develop novel ORAN SoC products for high-performance applications such as LTE and sub-6 GHz 5G cellular base stations.  You will also be contributing to functional block design and integration to meet detailed device performance requirements. This role is an excellent opportunity for someone that enjoys learning and making a significant impact in launching products into the market and winning! This position can be based in Bangalore, India.

Key Responsibilities:

  • Participate in SoC specifications reviews and contribute to micro-architecture definitions
  • Front-end digital design and implementation – RTL coding, CDC, Lint, and synthesis
  • Develop design constraints and coordinate to debug both functional and DFT test issues
  • Help to improve SoC design methodologies and verification quality
  • Support IP/Design Verification/Firmware/Software System/Production teams to provide the necessary support for the timely closure of assigned blocks design and implementation issues

Job Requirements:

  • BS/MS EE/CS with relevant VLSI coursework
  • Good understanding in RTL design and simulation using Verilog/SystemVerilog/VHDL 
  • Good understanding of front-end design from RTL to gate level synthesis
  • Good understanding on back-end design flow on logic synthesis, constraints, timing analysis, DFT
  • Knowledge of SystemVerilog assertions, checkers, and other design verification techniques
  • Knowledge of languages such as C/C++, Perl, Tcl and Python
  • Team player with the ability to collaborate with cross-functional teams to resolve issues effectively

Desirable Skills:

  • VLSI design with RTL coding & simulation  in Verilog/SystemVerilog/VHDL
  • Experience in Python or Perl scripting for verification automation and report generation 



Labels:

Comments

Post a Comment

Popular posts from this blog

Internship - SoC /IP Design at NXP India

Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
Post a Comment
Read more

Best Book for Designing Microarchitecture of Microprocessor Using Verilog HDL

  Hello Dear Readers, Currently, after succeeding in many topics now I starting to provide technical book reviews which were I have completed and still read books always. So let us start today's book review. Book Name:   Computer Principles and Design in Verilog  HDL Description:  Uses Verilog HDL to illustrate computer architecture and microprocessor design, allowing readers to readily simulate and adjust the operation of each design, and thus build industrially relevant skills Introduces the computer principles, computer design, and how to use Verilog HDL (Hardware Description Language) to implement the design Provides the skills for designing processor/arithmetic/cpu chips, including the unique application of Verilog HDL material for CPU (central processing unit) implementation Despite the many books on Verilog and computer architecture and microprocessor design, few, if any, use Verilog as a key tool in helping a student to understand these design techniques...
3 comments
Read more

Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
4 comments
Read more