Skip to main content

Product Engineer II at Cadence Design Systems

Hello Dear Readers, Cadence Design Systems has a vacancy for a Product Engineer II role. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.  Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. The Cadence Advantage: The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recog...
Post a Comment

ASIC Engineer at NVIDIA Bangalore

  Hello Dear Readers,

Currently at Nvidia Bangalore vacancy for an ASIC Engineer role.

NVIDIA is seeking elite ASIC Low power Design and Verification engineers to work on the design, implementation, and verification of low-power features for the world’s leading SoCs and GPUs. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. At NVIDIA, our employees are passionate about parallel and visual computing. We're united in our quest to transform the way graphics are used to solve some of the most complex problems in computer science.

The GPU started out as an engine for simulating human imagination, conjuring up the amazing virtual worlds of video games and Hollywood films. Today, NVIDIA’s GPU simulates human intelligence, running deep learning algorithms and acting as the brain of computers, robots, and self-driving cars that can perceive and understand the world. NVIDIA is increasingly known as “the AI computing company.”

What you’ll be doing:

  • Work on design, implementation and verification of low power aspects of NVIDIA’s family of chips

  • Come up with micro-architecture, implement RTL, and verify the implementation of a variety of low power features, and deliver a fully verified, synthesis/timing clean design

  • Collaborate with architects, designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks.

  • Collaborate with system level and unit level teams to cover the features well from functional, electrical, performance, and noise aspects.

  • Validate the effectiveness of the low power features on silicon

  • Architecture, development and correlation of power estimation models/tools for NVIDIA's chips

  • Help architect and develop power models for use-cases, Idle power and IO power.

  • Chip in to design the tools based on these models and their testing methodology/infrastructures

  • Correlate and Calibrate the power models using measured silicon data

  • Analyze and help decide the chip configuration and process technology options to optimize power/performance for NVIDIA's upcoming chips

  • Help study and contribute to Performance/Watt improvement ideas for NVIDIA's GPUs and SOCs

What we need to see:

  • BS/MS or equivalent experience with specialization related to Low Power techniques, implementation and Verification.

  • 2+ years of experience.

  • Experience in micro-architecture and RTL development of complex designs

  • Mastery of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor planning, ECO, bring-up & lab debug

  • Strong fundamentals in power including transistor-level leakage/dynamic characteristics of VLSI circuits

  • Good understanding of low power design techniques such as multi VT, Clock gating, Power gating, and Dynamic Voltage-Frequency Scaling (DVFS)

  • Experience in Low Power verification flow and tools (UPF/CPF formats, and VCLP/MVRC, NLP/MVSIM or similar tools)

  • Experience in design and verification tools (VCS or equivalent simulation tools, Debussy, GDB and other debug tools)

  • Strong fundamentals in power including transistor-level leakage/dynamic characteristics of VLSI circuits

  • Familiarity with low power design techniques such as multi VT, Clock gating, Power gating, and Dynamic Voltage-Frequency Scaling (DVFS)

  • Strong background in power estimation techniques, flows and algorithms

  • Good programming skills - Python preferred. Good skills with object-oriented programming and design.

Ways to stand out from the crowd:

  • Good software programming skills. Python/Perl/C++ preferred.

  • Confident debugging and problem-solving skills.

  • Good communication skills and ability & desire to work as a great teammate.



Comments

Post a Comment

Popular posts from this blog

SDC (Synopsys Design Constraints) contents part 4

Today, we will be discussing the remaining constraints mentioned in the SDC, which pertain to timing exceptions and design rules. This is the final part of the SDC contents. This is going to be interesting, especially with multicycle paths. Take time to read and try to comprehend. 10. set_max_transition     By setting max transition value, our design checks that all ports and pins are meeting the specified limits mentioned in SDC. If these are not satisfied then timing report will give DRVs (design rule violations) in terms of slack. This is specified as               set_max_transition 0.5  UBUF1/A setting maximum limit of 500ps on pin A of Buffer1. 11. set_max_capacitance     This is same as max transition, setting the maximum capacitance value. if our design not meeting this value then violation will occur. This will also reports under design rule violations in terms of slack.     set_max_capacitance 0.7 [all_...
1 comment
Read more

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Enc...
Post a Comment
Read more

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or...
Post a Comment
Read more