Skip to main content

Design Engineer - STA, SD, Power, PDN at Dew Software

Hello Dear Readers,   Currently at Dew Software Bangalore vacancy for Design Engineer - STA, SD, Power, PDN role. Dew Software, a leading player in the Digital Transformation space, is seeking a skilled Design Engineer specializing in STA (Static Timing Analysis), SD (Signal Integrity), Power, and PDN (Power Delivery Network) to join our team. Working with Fortune 500 companies to support their digital innovation and transformation strategies, the Design Engineer will be responsible for ensuring the integrity and efficiency of digital designs through comprehensive analysis and optimization. Dew Software is dedicated to delivering exceptional outcomes with cutting-edge technologies, and this is an excellent opportunity to contribute to the growth and success of our clients. Responsibilities: Perform STA (Static Timing Analysis) to ensure design meets timing requirements Conduct signal integrity analysis to optimize signal integrity and minimize signal integrity issues Provide power anal
Post a Comment

ASIC Engineer at NVIDIA Bangalore

  Hello Dear Readers,

Currently at Nvidia Bangalore vacancy for an ASIC Engineer role.

NVIDIA is seeking elite ASIC Low power Design and Verification engineers to work on the design, implementation, and verification of low-power features for the world’s leading SoCs and GPUs. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. At NVIDIA, our employees are passionate about parallel and visual computing. We're united in our quest to transform the way graphics are used to solve some of the most complex problems in computer science.

The GPU started out as an engine for simulating human imagination, conjuring up the amazing virtual worlds of video games and Hollywood films. Today, NVIDIA’s GPU simulates human intelligence, running deep learning algorithms and acting as the brain of computers, robots, and self-driving cars that can perceive and understand the world. NVIDIA is increasingly known as “the AI computing company.”

What you’ll be doing:

  • Work on design, implementation and verification of low power aspects of NVIDIA’s family of chips

  • Come up with micro-architecture, implement RTL, and verify the implementation of a variety of low power features, and deliver a fully verified, synthesis/timing clean design

  • Collaborate with architects, designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks.

  • Collaborate with system level and unit level teams to cover the features well from functional, electrical, performance, and noise aspects.

  • Validate the effectiveness of the low power features on silicon

  • Architecture, development and correlation of power estimation models/tools for NVIDIA's chips

  • Help architect and develop power models for use-cases, Idle power and IO power.

  • Chip in to design the tools based on these models and their testing methodology/infrastructures

  • Correlate and Calibrate the power models using measured silicon data

  • Analyze and help decide the chip configuration and process technology options to optimize power/performance for NVIDIA's upcoming chips

  • Help study and contribute to Performance/Watt improvement ideas for NVIDIA's GPUs and SOCs

What we need to see:

  • BS/MS or equivalent experience with specialization related to Low Power techniques, implementation and Verification.

  • 2+ years of experience.

  • Experience in micro-architecture and RTL development of complex designs

  • Mastery of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor planning, ECO, bring-up & lab debug

  • Strong fundamentals in power including transistor-level leakage/dynamic characteristics of VLSI circuits

  • Good understanding of low power design techniques such as multi VT, Clock gating, Power gating, and Dynamic Voltage-Frequency Scaling (DVFS)

  • Experience in Low Power verification flow and tools (UPF/CPF formats, and VCLP/MVRC, NLP/MVSIM or similar tools)

  • Experience in design and verification tools (VCS or equivalent simulation tools, Debussy, GDB and other debug tools)

  • Strong fundamentals in power including transistor-level leakage/dynamic characteristics of VLSI circuits

  • Familiarity with low power design techniques such as multi VT, Clock gating, Power gating, and Dynamic Voltage-Frequency Scaling (DVFS)

  • Strong background in power estimation techniques, flows and algorithms

  • Good programming skills - Python preferred. Good skills with object-oriented programming and design.

Ways to stand out from the crowd:

  • Good software programming skills. Python/Perl/C++ preferred.

  • Confident debugging and problem-solving skills.

  • Good communication skills and ability & desire to work as a great teammate.



Comments

Post a Comment

Popular posts from this blog

Apprenticeship CAI at MediaTek Bangalore

Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid
Post a Comment
Read more

Power Analysis in the VLSI Chip Design

  Hello Dear Readers,   Today in this series of posts I will provide some deep insight into Power Analysis in the VLSI Chip Design. The power analysis flow calculates (estimates of) the active and static leakage power dissipation of the SoC design. This electrical analysis step utilizes the detailed extraction model of the block and global SoC layouts. The active power estimates depend on the availability of switching factors for all signals in the cell netlist. Representative simulation test cases are applied to the netlist model, and the signal value change data are recorded. The output data from the power analysis flow guide the following SoC tape out release assessments:  Total SoC power specification (average and standby leakage): The specification for SoC power is critical for package selection and is used by end customers for thermal analysis of the product enclosure. In addition to the package technology selection, the SoC power dissipation is used to evaluate the die attach ma
5 comments
Read more

IC Physical Design (PnR) at Ulkasemi

Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or equivalent degree
Post a Comment
Read more