Hello Dear Readers, Texas Instruments Bangalore has a vacancy for the Physical Design Engineer role. We need an Physical Design Methodology Engineer to join our ATD team. The candidate should have a strong background in back-end design of ASIC/SoC chips. The ideal candidate will have a bachelor’s or master’s degree in Electrical Engineering or a related field. Requirements: 1 - 2 Years of experience in physical design Bachelor’s or master’s degree in Electrical/Electronics Engineering or a related field Strong understanding of physical design principles Must know the basics of floorplan, placement, CTS, routing, ECO, Physical Verification Proficiency in back-end design tools, such as Cadence Genus/Innovus/Tempus/Voltus Excellent problem-solving skills and attention to detail Effective communication and collaboration skills Responsibilities: Synthesis to GDSII Perform full Physical design flow and its verification Work closely with Digital Design and DFT engineers Ensure...
Hello Dear Readers,
Currently at Microchip Bangalore vacancy for Engineer I - Verification role.
Job Description:
- Define and develop verification architecture
- Define and develop verification methodologies
- Define and develop verification environments
- Write verification specifications, verification plans, and documentation
- Generate test bench and automatic regression plans
- Be responsible for verification architecture, simulations, verifications, and debugging of circuit and logic designs
- Complete block-level verification and chip level verification
- Bring a self-motivated and enthusiastic approach that will achieve any new requirements and overcome all challenges
- Able to debug the RTL for design intent and Interface with cross-functional teams and collaboration in all verification related activities
- Mentor Junior Engineers on need basis
Requirements/Qualifications:
- Master's degree in VLSI design.
- Languages (Must) : Verilog and System Verilog.
- Methodologies (Any one) : OVM, VMM., UVM.
- EDA Tools (One of them is must): Questasim, VCS, NCSim, NCVerilog.
- Good understanding of digital design fundamentals.
- Proficient with Unix environment and common scripting languages.
- Expertise in test plan development.
- Expertise in Functional / Code Coverage activity.
- Experience in IP level verification activities.
- Hands on project experience in coverage/assertion driven verification
- Testbench development in Verilog/SystemVerilog using verification methodology
- Strong in simulation and debugging skills..
- Good knowledge of AMBA protocols like APB,AHB and AXI.
- Knowledge of revision control tools like CVS and GIT.
- Should be able to handle tasks independently.
- Good communication skills and the ability to work in a team environment.
- Experience with processor-based verification.
- Experience in UVM methodology.
Travel Time:
0% - 25%
Comments
Post a Comment