Skip to main content

RTL Design Engineer at Skyroot Aerospace

Hello, Dear Readers, Skyroot Aerospace has a vacancy for the RTL Design Engineer role. About Skyroot Aerospace: A cutting-edge startup founded by ex-ISRO scientists. Dedicated to affordable space access, we're rewriting aerospace technology rules. Our dynamic team fosters inventiveness, collaboration, and relentless excellence. Join us on a transformative journey to redefine space possibilities. Welcome to the forefront of space innovation with Skyroot Aerospace! Purpose of role: Understand architectural requirements and Design micro-architecture, implement design blocks using VHDL/Verilog for FPGA based Avionics packages for orbital launch vehicles and ground infrastructure. Job Requirements: 2+ Years of RTL and system design experience. Strong knowledge on Digital System Design (DSD). Strong knowledge of RTL/SoC design/integration with VHDL/Verilog. Strong knowledge in problem solving and debugging skills. Ability to understand architectural requirements and Design micro-archite...
Post a Comment

Hardware Design Engineer (Internship + FTE) at Vicharak

 Hello Dear Readers, 

Vicharak has a vacancy for a Hardware Design Engineer role.

Vicharak, they are fervent about the realm of electronics and semiconductors. We believe in the monumental impact of each innovation, from the inception of the transistor at Bell Labs in 1947 to today's billion-transistor processors, shaping the evolution of technology. Our mission? To pioneer groundbreaking products that redefine the possibilities within the semiconductor industry.


What We Offer:

If you're an electronics enthusiast passionate about soldering, delving into chip-level debugging, and embarking on thrilling projects, this internship is tailor-made for you. Join us to gain hands-on experience in diverse facets of electronics.


What You'll Learn:

Dive into an array of essential topics in electronics, including but not limited to:

  • Circuit Networks: KVL, KCL, RL, RC, RLC, Thévenin's and Norton's Theorems, Superposition, Mesh Analysis
  • Power Supplies: Rectifiers, Regulators, Filters, SMPS
  • Digital Electronics: Logic Gates, Combinational & Sequential Circuits, Multiplexers, Flip-Flops, Shift Registers, Counters
  • Basic Electronics: Resistors, Capacitors, Inductors, Diodes, BJTs, MOSFETs, Operational Amplifiers
  • Communication Circuits: Noise, Modulation Techniques, Nyquist Frequency
  • Circuit Debugging Skills: Voltage, Current, Resistance Measurements, Oscilloscope Analysis


What You'll Work On:

Be an integral part of our team focused on developing a diverse spectrum of complex Computer Hardware. From Intel CPUs to server-level FPGAs, you'll immerse yourself in designing and developing intricate motherboard-level circuits. Learn to design interfaces, ranging from USB-4 to PCI-GEN5 and DDR5 to GDDR6, integral to laptops and servers.


Position Details:

  • Location: Surat (On-site)
  • Internship Stipend: 14,000 INR
  • Salary Range (Post-Internship): 3.0 to 4.5 lakhs per annum
  • Working Days: Monday to Saturday (6 days a week)










    • Comments

    Post a Comment

    Popular posts from this blog

    Exploring the Role of LEF Files in VLSI Chip Design: A Beginner's Guide

    Hello Dear Readers,   Today in this post, I will provide some deep insight into the LEF file role during the VLSI Chip Design process. In VLSI (Very Large Scale Integration) design, a LEF file is a file that contains information about the physical geometry of the standard cells used in a circuit. LEF stands for Library Exchange Format. A standard cell is a pre-designed logic cell that contains a specific function, such as a flip-flop or an AND gate. Standard cells are designed to be easily combinable and scalable to create more complex circuits. The physical geometry of each standard cell is defined in the LEF file. The LEF file contains information such as the width, height, and position of the pins and metal layers of each standard cell. It also contains information about the physical design rules that govern the placement of these cells on the chip. LEF files are important in VLSI design because they enable the interoperability of different design tools from different vend...
    4 comments
    Read more

    Internship - SoC /IP Design at NXP India

    Hello Dear Readers, Currently, at NXP India  vacancy for  Internship - SoC /IP Design   role.   We are looking for a Master degree student with Electronics and Communication Engineering, or related field, with an emphasis on SoC design. This is a full-time internship with a duration of about 11-12 months. Job Responsibility: Working with our experienced design team to design state of the art SoC hardware specific segment applications like Automotive, IoT, voice/object recognition, security, smart connectivity and touch sensing . Assisting experienced engineers with End-to-end ownership of SoC Design, Verification and implementation (Physical Design). Design and verify digital and Mixed-signal IPs. Document designs and present results. Job Qualification: Master student in electronic/computer engineering Creative and positive mindset Good knowledge on CMOS technologies Great communication skills, interpersonal skills, teamwork skills and can-do attitude Desire for a ca...
    Post a Comment
    Read more

    IC Design Engineer at Broadcom

      Hello Dear Readers, Currently, at Broadcom vacancy for an IC Design Engineer role. Job Description: Candidate would be required to work on various phases of SOC physical design activities. The job will include but not limited to block level – floor-planning, partitioning, placement, clock tree synthesis, route, physical verification (LVS/DRC/ERC/Antenna etc). Should be able to meet congestion, timing and area metrics.  Candidate would be required to do equivalence checks, STA, Crosstalk delay analysis, noise analysis, power optimization. Should be able to implement timing and functional ECOs. Should have excellent problem-solving skill to help through congestion resolution and timing closure. Should have experience formal verification and timing analysis and ECO implementation. Experience with tools such as Innovus/Encounter, ICC, Caliber, LEC, Primetime etc is highly desirable. Candidate should be able to work independently and guide other team members. Should be ...
    Post a Comment
    Read more