Skip to main content

Design Engineer - STA, SD, Power, PDN at Dew Software

Hello Dear Readers,   Currently at Dew Software Bangalore vacancy for Design Engineer - STA, SD, Power, PDN role. Dew Software, a leading player in the Digital Transformation space, is seeking a skilled Design Engineer specializing in STA (Static Timing Analysis), SD (Signal Integrity), Power, and PDN (Power Delivery Network) to join our team. Working with Fortune 500 companies to support their digital innovation and transformation strategies, the Design Engineer will be responsible for ensuring the integrity and efficiency of digital designs through comprehensive analysis and optimization. Dew Software is dedicated to delivering exceptional outcomes with cutting-edge technologies, and this is an excellent opportunity to contribute to the growth and success of our clients. Responsibilities: Perform STA (Static Timing Analysis) to ensure design meets timing requirements Conduct signal integrity analysis to optimize signal integrity and minimize signal integrity issues Provide power anal
Post a Comment

Hardware Design Engineer (Internship + FTE) at Vicharak

 Hello Dear Readers, 

Vicharak has a vacancy for a Hardware Design Engineer role.

Vicharak, they are fervent about the realm of electronics and semiconductors. We believe in the monumental impact of each innovation, from the inception of the transistor at Bell Labs in 1947 to today's billion-transistor processors, shaping the evolution of technology. Our mission? To pioneer groundbreaking products that redefine the possibilities within the semiconductor industry.


What We Offer:

If you're an electronics enthusiast passionate about soldering, delving into chip-level debugging, and embarking on thrilling projects, this internship is tailor-made for you. Join us to gain hands-on experience in diverse facets of electronics.


What You'll Learn:

Dive into an array of essential topics in electronics, including but not limited to:

  • Circuit Networks: KVL, KCL, RL, RC, RLC, Thévenin's and Norton's Theorems, Superposition, Mesh Analysis
  • Power Supplies: Rectifiers, Regulators, Filters, SMPS
  • Digital Electronics: Logic Gates, Combinational & Sequential Circuits, Multiplexers, Flip-Flops, Shift Registers, Counters
  • Basic Electronics: Resistors, Capacitors, Inductors, Diodes, BJTs, MOSFETs, Operational Amplifiers
  • Communication Circuits: Noise, Modulation Techniques, Nyquist Frequency
  • Circuit Debugging Skills: Voltage, Current, Resistance Measurements, Oscilloscope Analysis


What You'll Work On:

Be an integral part of our team focused on developing a diverse spectrum of complex Computer Hardware. From Intel CPUs to server-level FPGAs, you'll immerse yourself in designing and developing intricate motherboard-level circuits. Learn to design interfaces, ranging from USB-4 to PCI-GEN5 and DDR5 to GDDR6, integral to laptops and servers.


Position Details:

  • Location: Surat (On-site)
  • Internship Stipend: 14,000 INR
  • Salary Range (Post-Internship): 3.0 to 4.5 lakhs per annum
  • Working Days: Monday to Saturday (6 days a week)










    • Comments

    Post a Comment

    Popular posts from this blog

    Apprenticeship CAI at MediaTek Bangalore

    Hello Dear Readers,   Currently at MediaTek Bangalore vacancy for an Apprenticeship CAI role. Job Description: B.Tech degree in Electrical/Electronics Engineering with a strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid understanding of STA and timing constraints. Experienced in working on advanced process nodes (16nm). Strong expertise in Physical Verification to debug LVS/DRC issues at the block level. Requirement: B.Tech degree in Electrical/Electronics Engineering with strong educational background in Digital circuit design Experience in physical design of high performance design with frequencies > 2 Ghz. Experienced in hierarchical design, budgeting, multiple voltage domains and multiple clock domains. Strong skills with Cadence Encounter. Solid
    Post a Comment
    Read more

    Power Analysis in the VLSI Chip Design

      Hello Dear Readers,   Today in this series of posts I will provide some deep insight into Power Analysis in the VLSI Chip Design. The power analysis flow calculates (estimates of) the active and static leakage power dissipation of the SoC design. This electrical analysis step utilizes the detailed extraction model of the block and global SoC layouts. The active power estimates depend on the availability of switching factors for all signals in the cell netlist. Representative simulation test cases are applied to the netlist model, and the signal value change data are recorded. The output data from the power analysis flow guide the following SoC tape out release assessments:  Total SoC power specification (average and standby leakage): The specification for SoC power is critical for package selection and is used by end customers for thermal analysis of the product enclosure. In addition to the package technology selection, the SoC power dissipation is used to evaluate the die attach ma
    5 comments
    Read more

    IC Physical Design (PnR) at Ulkasemi

    Hello Dear Readers,   Ulkasemi  has a vacancy for an IC Physical Design (PnR) role. Job Overview: As a full-time Trainee Engineer, the individual will be working on IC Physical Design implementation from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next-generation state-of-the-art process technologies. Job Responsibilities: Perform physical design implementation which includes Floor planning, Power Planning, Clock Tree Synthesis, Place and Route, ECO, Logic Equivalence checks Timing analysis, physical & electrical verification, driving the sign-off closure meeting schedule, and design goals Develop flow, methodologies, and automation scripts for various implementation steps Follow the instructions, compile documents, prepare deliverables, and report to the team lead Should remain up to date with the latest technology trends Educational Qualification:   B.Sc/M.Sc   in EEE or equivalent degree
    Post a Comment
    Read more